My Inquiry
My Account
Vishay General Semiconductor - Diodes Division GSOT04-G3-18
- Part No.:
- GSOT04-G3-18
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
GSOT04-G3-18.pdf
- Description:
- TVS DIODE 4VWM 14.3VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:4,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GSOT04-G3-18 from Vishay Semiconductors is a single-line bidirectional asymmetrical (BiAs) ESD protection diode in SOT-23 package, rated for ±30 kV IEC 61000-4-2 contact/air discharge, 4 V reverse stand-off voltage (VRWM), and 429 W peak pulse power (PPP) at 30 A. It protects high-speed data lines such as USB 2.0 or HDMI interfaces against transient overvoltage events.
For engineers reviewing the GSOT04-G3-18 datasheet, GSOT04-G3-18 pinout, GSOT04-G3-18 application, or GSOT04-G3-18 equivalent, key selection considerations include its 4 V VRWM, 11.2–14.3 V clamping voltage at 30 A, 310–450 pF capacitance at 0 V bias, BiAs-mode operation, and AEC-Q101 qualification option.
Technical Context
The GSOT04-G3-18 implements BiAs-MODE (Bidirectional Asymmetrical) protection: pin 1 is grounded, pin 3 connects to the protected signal line, and clamping occurs at different voltages in forward (≤4.5 V @ 30 A) and reverse (≤14.3 V @ 30 A) directions. This enables low-voltage signal integrity preservation during negative transients while maintaining robust positive surge suppression.
It operates across –40 °C to +125 °C junction temperature, complies with IEC 61000-4-5 (8/20 μs waveform), and meets AEC-Q101 stress requirements when qualified. Its SOT-23 footprint supports high-density PCB layouts with MSL level 1 moisture sensitivity and 260 °C peak reflow tolerance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD immunity | ±30 kV contact & air discharge per IEC 61000-4-2 - ensures survivability against common human-body ESD events in handheld and industrial equipment. |
| Reverse stand-off voltage (VRWM) | 4 V - defines maximum continuous operating voltage before leakage exceeds 20 μA; matches 3.3 V logic rails with margin. |
| Clamping voltage (VC) | 11.2–14.3 V @ 30 A (IEC 61000-4-5) - limits transient voltage seen by downstream ICs during surge events. |
| Capacitance | 310–450 pF @ 0 V, 200 pF @ 2 V - impacts signal rise time and insertion loss; suitable for ≤100 Mbps data lines. |
| Peak pulse power (PPP) | 429 W @ 30 A, 8/20 μs - quantifies energy-handling capability for lightning-induced surges and system-level transients. |
| Operating temperature | –40 °C to +125 °C - supports automotive under-hood, industrial control, and outdoor embedded applications. |
| Package | SOT-23 - standardized 3-pin surface-mount footprint with 2.8 × 2.35 mm body size and 0.95 mm height for automated assembly. |
Pinout & Package
SOT-23 package: 3-pin, gull-wing leaded, e3 Sn-plated terminals, 8.1 mg weight (green variant), UL 94 V-0 molding compound, MSL level 1, compatible with standard reflow profiles up to 260 °C peak.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Ground reference | Connected directly to system ground plane; serves as return path for ESD current during both polarities. |
| Pin 2 | No connection (NC) | Internally unconnected; must be left floating or tied to ground per layout best practice - no electrical function. |
| Pin 3 | Protected signal line | Interface point for data or signal line (e.g., USB D+, HDMI TMDS+); clamped to safe voltage during transients. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional asymmetrical (BiAs) clamping | Forward clamping ≤4.5 V @ 30 A preserves low-voltage signal integrity; reverse clamping ≤14.3 V @ 30 A handles positive surges without overstressing downstream ICs. |
| AEC-Q101 qualification option | Available in -H suffix variants (e.g., GSOT04-HG3-18) - validated for automotive-grade reliability including HTGB, TCT, and ESD stress tests. |
| Low leakage current | ≤20 μA @ 4 V VR - minimizes standby power loss and avoids false triggering in battery-powered sensor nodes. |
| Green RoHS-compliant construction | e3 Sn plating, halogen-free molding compound, compliant with JEDEC J-STD-020 MSL level 1 - supports environmentally regulated production programs. |
| Space-efficient SOT-23 footprint | 2.8 × 2.35 mm outline with 0.95 mm max height - enables placement adjacent to connectors or ICs without compromising board real estate. |
Applications
| USB 2.0 Interface Protection | HDMI Signal Line Protection |
|---|---|
Use Scenario: Protecting USB 2.0 D+ and D− lines in portable docking stations against ESD from user handling and cable hot-plug events. IC Role / Device Role / Timing Role: Single-line ESD clamp placed between connector and USB transceiver IC, operating in BiAs mode to preserve differential signaling integrity. Use Value: Maintains <1.2 V forward voltage during negative transients, preventing false logic states, while limiting positive surges to ≤14.3 V to avoid transceiver latch-up. |
Use Scenario: Safeguarding HDMI TMDS clock and data channels in set-top boxes exposed to field ESD during consumer interaction. IC Role / Device Role / Timing Role: Per-channel TVS diode on each TMDS pair, leveraging 310–450 pF capacitance optimized for ≤100 MHz bandwidth without degrading eye diagram. Use Value: Enables compliance with IEC 61000-4-2 Level 4 (±15 kV air) while sustaining signal rise times <1 ns - critical for HDMI 1.4 timing budgets. |
| Automotive Infotainment Port | Industrial RS-485 Node |
Use Scenario: ESD hardening of USB-C ports in vehicle infotainment head units subject to AEC-Q101 environmental stress and cabin ESD. IC Role / Device Role / Timing Role: Front-end protection element on VBUS and CC lines, qualified to AEC-Q101 when ordered with -H suffix (e.g., GSOT04-HG3-18). Use Value: Delivers –40 °C to +125 °C operational stability and passes 1000-cycle temperature cycling, ensuring long-term reliability in thermal-cycling automotive environments. |
Use Scenario: Transient suppression on RS-485 A/B bus lines in factory automation gateways connected to long cable runs susceptible to induced surges. IC Role / Device Role / Timing Role: Point-of-entry TVS on differential bus lines, using BiAs clamping to avoid DC bias shift while suppressing 8/20 μs surges up to 30 A. Use Value: Withstands 429 W peak pulse power and maintains ≤20 μA leakage at 4 V, preventing false triggering in low-power isolated RS-485 receivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VGSOT04-G3-18 | Successor series with identical SOT-23 footprint, same VRWM (4 V), but improved PPP (450 W vs. 429 W) and lower IR (5 μA vs. 20 μA). | Designed for new designs requiring extended product lifecycle beyond January 2025 EOL date of GSOT04-G3-18. | Select VGSOT04-G3-18 for future-proofing; verify layout compatibility and update BOM prior to GSOT04-G3-18 last-time-buy window. |
| SMF4.0A | Unidirectional SOD-123 device with 4.0 V VRWM, 13.4 V VC @ 1 A, but no BiAs operation; higher capacitance (550 pF) and larger footprint. | Suitable only for DC-biased lines where polarity is fixed; not appropriate for AC-coupled or bidirectional data paths like USB. | Choose SMF4.0A only if circuit topology guarantees unidirectional signal flow and board space allows SOD-123 placement. |
Compared with GSOT04-G3-18, VGSOT04-G3-18 extends availability past EOL and improves leakage and power rating, while SMF4.0A trades bidirectional capability and compactness for cost in simpler unidirectional applications.
Availability
GSOT04-G3-18 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI signal line hardening, and automotive infotainment port ESD mitigation requiring stable component supply through its end-of-life date in January 2025.
Supply support for GSOT04-G3-18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The GSOTxx family was engineered specifically for high-speed data line ESD protection in space-constrained applications, emphasizing low capacitance, asymmetrical clamping, and AEC-Q101 readiness for automotive electronics.
FAQ
What is the maximum clamping voltage of GSOT04-G3-18 under IEC 61000-4-5 surge conditions?
The GSOT04-G3-18 exhibits a maximum reverse clamping voltage (VC) of 14.3 V when subjected to a 30 A, 8/20 μs peak pulse current per IEC 61000-4-5. This value is measured between pin 3 and pin 1 and ensures downstream ICs remain within safe operating voltage limits during surge events. The forward clamping voltage remains ≤4.5 V at the same current level.
Is GSOT04-G3-18 suitable for protecting USB 2.0 high-speed data lines?
Yes, GSOT04-G3-18 is suitable for USB 2.0 protection due to its 310–450 pF capacitance at 0 V bias and BiAs-mode operation, which preserves signal integrity on differential pairs. Its 4 V VRWM aligns with 3.3 V USB I/O rails, and ±30 kV ESD immunity exceeds USB-IF ESD requirements. Layout must maintain controlled impedance and minimize stub length to avoid signal degradation.
Does GSOT04-G3-18 have AEC-Q101 qualification?
The base GSOT04-G3-18 is not AEC-Q101 qualified; however, the -H suffix variant (e.g., GSOT04-HG3-18) is fully AEC-Q101 qualified and tested per stress requirements including HTGB, TCT, and ESD. For automotive applications, specify the -H version and confirm qualification status via Vishay's official documentation or authorized distributor data.
What is the role of Pin 2 on GSOT04-G3-18?
Pin 2 of GSOT04-G3-18 is a no-connect (NC) terminal with no internal bond wire or die connection. It must be left electrically floating in the PCB layout. While some designs tie Pin 2 to ground for mechanical stability, doing so provides no electrical benefit and may risk solder bridging; Vishay's recommended footprint treats it as NC.
How does the BiAs-MODE operation of GSOT04-G3-18 improve system-level ESD performance?
BiAs-MODE enables GSOT04-G3-18 to clamp negative transients near ground (≤4.5 V @ 30 A) while clamping positive transients at a higher but controlled level (≤14.3 V @ 30 A). This asymmetry prevents false logic transitions during negative ESD events on bidirectional buses like USB or I²C, while still limiting positive surges to safe levels for downstream receivers - a key advantage over symmetrical TVS devices.
GSOT04-G3-18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 4V (Max)
- Voltage - Breakdown (Min):
- 5V
- Voltage - Clamping (Max) @ Ipp:
- 14.3V
- Current - Peak Pulse (10/1000µs):
- 30A (8/20µs)
- Power - Peak Pulse:
- 429W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 310pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
GSOT04-G3-18 FAQ
1.How can I place an order for GSOT04-G3-18 through Aetrix?
Please submit a Request for Quotation (RFQ) for GSOT04-G3-18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GSOT04-G3-18 reliable?
The price and inventory of GSOT04-G3-18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GSOT04-G3-18 is usually 5 days.
3.What payment methods are accepted for GSOT04-G3-18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GSOT04-G3-18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GSOT04-G3-18?
GSOT04-G3-18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GSOT04-G3-18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GSOT04-G3-18?
For technical support, including GSOT04-G3-18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GSOT04-G3-18 requirements.
6.How does Aetrix verify that GSOT04-G3-18 is sourced from the original manufacturer or authorized distributors?
All GSOT04-G3-18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GSOT04-G3-18 meets industry standards.
7.What is the process for return or replacement of GSOT04-G3-18?
All GSOT04-G3-18 units undergo pre-shipment inspection (PSI). If there is an issue with GSOT04-G3-18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GSOT04-G3-18 part is unused and in its original packaging.
Return procedure for GSOT04-G3-18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GSOT04-G3-18 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
