Vishay General Semiconductor - Diodes Division GSOT05C-HE3-08
- Part No.:
- GSOT05C-HE3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
GSOT05C-HE3-08.pdf
- Description:
- TVS DIODE 5VWM 16VC SOT23
- Quantity:
- Payment:

- Shipping:

Inventory:18,561
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GSOT05C-HE3-08 from Vishay Semiconductors is a two-line bidirectional ESD protection diode in SOT-23 package, rated for ±30 kV IEC 61000-4-2 contact/air discharge, 5 V maximum reverse working voltage (VRWM), and 30 A peak pulse current (IPPM) per line to ground. It delivers 480 W peak pulse power (pin 1–3 or 2–3) and supports automotive-grade AEC-Q101 qualification in its qualified variants.
For engineers reviewing the GSOT05C-HE3-08 datasheet, GSOT05C-HE3-08 pinout, GSOT05C-HE3-08 application, or GSOT05C-HE3-08 equivalent, this device is selected for high-reliability USB 2.0, HDMI, and automotive infotainment data-line protection where low clamping voltage (12 V at 30 A), 260 pF capacitance at 0 V, and BiAs-mode asymmetrical clamping are critical design requirements.
Technical Context
The GSOT05C-HE3-08 implements BiAs-MODE (Bidirectional Asymmetrical) protection: pin 3 is grounded, pins 1 and 2 protect two independent signal lines, with distinct forward (VF ≈ 1.0–1.2 V) and reverse (VBR = 6.0–8.0 V, VC = 12–16 V at 30 A) clamping behavior. Its dual-diode architecture enables parallel operation for doubled surge capability.
It also supports BiSy-MODE (Bidirectional Symmetrical) as a single-line protector when pin 3 is left unconnected and pins 1–2 form the protected path, delivering VRWM = 5.5 V, VBR = 6.5–8.7 V, and 130–175 pF capacitance - enabling flexible layout reuse across differential and single-ended interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | ±30 kV contact & air discharge per IEC 61000-4-2 - meets highest system-level ESD immunity requirements without external shielding. |
| VRWM (BiAs mode) | 5 V - compatible with 3.3 V and 5 V logic systems while maintaining low leakage (<10 μA at 5 V). |
| Clamping Voltage (VC) | 12 V max at 30 A IPPM (pin 1–3/2–3) - limits transient overvoltage to safe levels for downstream PHYs and controllers. |
| Capacitance (CD) | 260 pF typ. at 0 V, 150 pF at 2.5 V - balances ESD robustness and signal integrity for USB 2.0 (480 Mbps) and audio/data lines. |
| Peak Pulse Power | 480 W (pin 1–3/2–3), 612 W (pin 1–2) - sustains multiple IEC 61000-4-5 surges without degradation. |
| Operating Temp. | −55 °C to +150 °C - qualified for under-hood automotive and industrial environments. |
| AEC-Q101 | Qualified variant available - ensures reliability for automotive electronics per stress-test standards. |
Pinout & Package
SOT-23 package: 3-pin, surface-mount, lead (Pb)-free e3 Sn plating, MSL level 1, 8.8 mg weight, UL 94 V-0 molding compound, 2.8 × 2.35 × 1.15 mm footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Line 1 Anode/Cathode | Connects to first protected signal line (L1); forms one half of BiAs dual-diode pair to ground (pin 3). |
| Pin 2 | Line 2 Anode/Cathode | Connects to second protected signal line (L2); forms second half of BiAs dual-diode pair to ground (pin 3). |
| Pin 3 | Ground Reference | Must be connected to system ground; serves as common cathode node for both protection paths in BiAs mode. |
Key Features
| Feature | Design Value |
|---|---|
| Two-line ESD protection | Single SOT-23 device protects two independent data lines simultaneously - reduces BOM count and PCB area vs. discrete diodes. |
| BiAs-MODE asymmetry | Enables optimized clamping: low VF (~1.0 V) for negative transients, controlled VBR/VC for positive transients - improves signal fidelity on bidirectional buses. |
| Parallel operation support | Two GSOT05C-HE3-08 units can be paralleled to double IPPM (60 A) and PPP (960 W), halve effective series impedance, and reduce clamping voltage. |
| e3 Sn termination | RoHS-compliant, lead-free, matte tin plating - ensures solderability and long-term interconnect reliability in reflow processes. |
| High-temp operation | Junction temperature range −55 °C to +150 °C - supports placement near heat sources in automotive ECUs and industrial controllers. |
Applications
| USB 2.0 Interface Protection | HDMI Data Lane Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 ports against ESD events during hot-plug and handling. IC Role / Device Role / Timing Role: Two-line transient voltage suppressor placed directly at connector, before USB transceiver IC. Use Value: 260 pF capacitance preserves signal rise/fall times; 12 V clamping prevents damage to PHY's 3.3 V I/O cells. |
Use Scenario: Shielding TMDS data channels (0/1/2) in HDMI 1.4 receivers against contact ESD up to ±30 kV. IC Role / Device Role / Timing Role: Per-channel ESD clamp mounted adjacent to HDMI connector, referenced to chassis ground. Use Value: Low 150 pF capacitance at 2.5 V bias maintains eye diagram integrity at 2.25 Gbps; AEC-Q101 option supports automotive head units. |
| Automotive Infotainment Display Link | Industrial CAN FD Transceiver Interface |
Use Scenario: Safeguarding LVDS or FPD-Link II video data pairs between MCU and display module in vehicle dashboards. IC Role / Device Role / Timing Role: Dual-line ESD suppressor on each differential pair, grounded via short trace to metal shield. Use Value: 150 °C max operating temperature withstands under-dash thermal environment; BiAs mode avoids DC bias shift on AC-coupled links. |
Use Scenario: Adding secondary ESD protection on CAN_H/CAN_L lines upstream of integrated CAN FD transceiver. IC Role / Device Role / Timing Role: Standalone clamp used alongside primary TVS to meet ISO 10605 compliance in harsh industrial settings. Use Value: 5 V VRWM aligns with 5 V CAN transceiver supply; 30 A IPPM handles repetitive surge stress without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VGSOT05C | Successor series with identical SOT-23 footprint, same VRWM (5 V), but improved 100 ps response time and lower 11 V clamping at 30 A. | Drop-in replacement for new designs; not recommended for legacy boards requiring exact parametric match to GSOT05C-HE3-08. | Select VGSOT05C for next-generation designs prioritizing tighter clamping and faster response; verify layout compatibility with revised thermal pad recommendations. |
| TPD2E001DRYR | TI dual-channel ESD protector in SOT-5X3 (1.6 × 1.6 mm); 5.5 V VRWM, 12 pF @ 0 V, 12 V VC at 4 A - lower capacitance but lower surge rating. | Better suited for high-speed USB 3.0 or MIPI where ultra-low capacitance is mandatory; insufficient for 30 A surge environments. | Choose TPD2E001DRYR only when signal bandwidth exceeds 1 GHz and surge exposure is limited to IEC 61000-4-2 only - not for IEC 61000-4-5 applications. |
Compared with VGSOT05C and TPD2E001DRYR, the GSOT05C-HE3-08 offers superior 30 A surge handling and proven AEC-Q101 qualification for automotive use, while trading off higher capacitance than ultra-high-speed alternatives - making it optimal for cost-sensitive, robust 480 Mbps data-line protection.
Availability
GSOT05C-HE3-08 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive infotainment display links, and industrial CAN FD transceiver interfaces requiring stable component supply through end-of-life in January 2025.
Supply support for GSOT05C-HE3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The GSOTxxC family was engineered specifically for compact, high-surge ESD protection of high-speed data lines in space-constrained applications - emphasizing low clamping, AEC-Q101 readiness, and dual-mode (BiAs/BiSy) flexibility.
FAQ
What is the maximum reverse working voltage (VRWM) of the GSOT05C-HE3-08 in BiAs-MODE configuration?
The GSOT05C-HE3-08 has a maximum reverse working voltage (VRWM) of 5 V when used in BiAs-MODE (pins 1 and 2 to signal lines, pin 3 to ground). This rating ensures reliable operation with 3.3 V and 5 V logic systems while maintaining reverse leakage below 10 μA at full VRWM - critical for preserving signal integrity on always-on data lines.
Can the GSOT05C-HE3-08 be used in BiSy-MODE for single-line protection?
Yes, the GSOT05C-HE3-08 supports BiSy-MODE by leaving pin 3 unconnected and using pins 1 and 2 as a symmetrical clamp across one signal line and ground. In this mode, VRWM increases to 5.5 V, VBR ranges from 6.5 V to 8.7 V, and capacitance drops to 130–175 pF - enabling reuse in single-ended applications like RS-485 or analog sensor inputs without redesign.
What is the clamping voltage of the GSOT05C-HE3-08 at its maximum rated surge current?
At 30 A peak pulse current (IPPM) per line-to-ground path (IEC 61000-4-5, 8/20 μs waveform), the GSOT05C-HE3-08 clamps to a maximum of 16 V (reverse direction) and 4.5 V (forward direction). These values ensure downstream 3.3 V or 5 V ICs remain within absolute maximum ratings during severe transient events.
Is the GSOT05C-HE3-08 qualified to AEC-Q101 standards?
The GSOT05C-HE3-08 itself is part of the GSOT05C family, which includes AEC-Q101-qualified variants (e.g., GSOT05C-G3-08). While GSOT05C-HE3-08 carries RoHS-compliant e3 Sn plating and shares the same die and SOT-23 construction, formal AEC-Q101 certification applies only to explicitly marked qualified versions - confirm qualification status via Vishay's official documentation before automotive deployment.
How does parallel connection of two GSOT05C-HE3-08 devices affect performance?
Connecting two GSOT05C-HE3-08 devices in parallel doubles the peak pulse current rating to 60 A and peak pulse power to 960 W, halves effective series impedance (reducing clamping voltage), but doubles total capacitance (to ~520 pF) and reverse leakage (to ~20 μA). This configuration is validated in Vishay's application notes for high-stress industrial surge environments.
GSOT05C-HE3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 16V
- Current - Peak Pulse (10/1000µs):
- 30A (8/20µs)
- Power - Peak Pulse:
- 480W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 260pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
GSOT05C-HE3-08 FAQ
1.How can I place an order for GSOT05C-HE3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for GSOT05C-HE3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GSOT05C-HE3-08 reliable?
The price and inventory of GSOT05C-HE3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GSOT05C-HE3-08 is usually 5 days.
3.What payment methods are accepted for GSOT05C-HE3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GSOT05C-HE3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GSOT05C-HE3-08?
GSOT05C-HE3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GSOT05C-HE3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GSOT05C-HE3-08?
For technical support, including GSOT05C-HE3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GSOT05C-HE3-08 requirements.
6.How does Aetrix verify that GSOT05C-HE3-08 is sourced from the original manufacturer or authorized distributors?
All GSOT05C-HE3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GSOT05C-HE3-08 meets industry standards.
7.What is the process for return or replacement of GSOT05C-HE3-08?
All GSOT05C-HE3-08 units undergo pre-shipment inspection (PSI). If there is an issue with GSOT05C-HE3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GSOT05C-HE3-08 part is unused and in its original packaging.
Return procedure for GSOT05C-HE3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GSOT05C-HE3-08 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

