My Inquiry
My Account
Vishay General Semiconductor - Diodes Division GSOT05C-HE3-18
- Part No.:
- GSOT05C-HE3-18
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
GSOT05C-HE3-18.pdf
- Description:
- TVS DIODE 5VWM 16VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:6,460
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GSOT05C-HE3-18 from Vishay Semiconductors is a bidirectional ESD protection diode in SOT-23 package, designed for two-line data interface protection with 5 V reverse stand-off voltage, ±30 kV IEC 61000-4-2 ESD immunity, 30 A peak pulse current (pin 1–3 or 2–3), and 480 W peak pulse power. It serves in USB, HDMI, and industrial serial interfaces requiring robust transient suppression.
For engineers reviewing the GSOT05C-HE3-18 datasheet, GSOT05C-HE3-18 pinout, GSOT05C-HE3-18 application, or GSOT05C-HE3-18 equivalent, key selection criteria include clamping voltage at 30 A (≤16 V), low 260–350 pF capacitance at 0 V bias, AEC-Q101 qualification readiness, SOT-23 footprint compatibility, and BiAs-mode dual-line protection capability.
Technical Context
The GSOT05C-HE3-18 implements BiAs-MODE (Bidirectional Asymmetrical) protection: pins 1 and 2 connect to protected signal lines, pin 3 to ground, enabling independent clamping of positive transients via reverse-biased diodes and negative transients via forward conduction-yielding asymmetric clamping (e.g., 12 V reverse vs. 4.5 V forward at 30 A). It supports parallel use of both internal diodes to double surge current handling while halving effective series impedance.
In BiSy-MODE (single-line symmetrical), pin 3 is left unconnected, and pins 1–2 form a bipolar clamp with matched positive/negative clamping (e.g., 17 V at 30 A), leveraging complementary diode paths through the same die. Both modes operate across –55 °C to +150 °C junction temperature with MSL Level 1 soldering compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Stand-off Voltage | 5 V - Maximum continuous DC or RMS signal voltage before leakage exceeds 10 μA; sets upper limit for protected bus voltage (e.g., 3.3 V/5 V logic). |
| ESD Immunity | ±30 kV contact / ±30 kV air per IEC 61000-4-2 - Guarantees survival against worst-case human-body ESD events without degradation. |
| Peak Pulse Current | 30 A (8/20 μs waveform) - Handles high-energy surges from lightning-induced coupling or system-level transients on data lines. |
| Clamping Voltage | 12 V max at 30 A (reverse), 4.5 V max at 30 A (forward) - Limits voltage seen by downstream ICs during surge, critical for 5 V-tolerant receivers. |
| Capacitance | 260–350 pF at 0 V, 150 pF at 2.5 V - Balances ESD robustness and signal integrity; suitable for ≤100 Mbps interfaces like RS-485 or CAN FD. |
| Operating Temperature | –55 °C to +150 °C - Enables deployment in under-hood automotive, industrial PLC, and outdoor telecom equipment. |
Pinout & Package
SOT-23 package: 3-pin, surface-mount, e3 Sn-plated, MSL Level 1, 8.8 mg weight, UL 94 V-0 molding compound, compatible with standard 0.95 mm pitch PCB footprints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode of Diode 1 | Connects to first protected signal line (L1); forms reverse-biased path to ground (pin 3) during positive transients. |
| Pin 2 | Anode of Diode 2 | Connects to second protected signal line (L2); identical role to pin 1 in BiAs-MODE for independent line protection. |
| Pin 3 | Cathode Common | Ground reference terminal; ties both diodes' cathodes together, enabling shared low-impedance surge return path. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional Asymmetrical (BiAs) Protection | Enables simultaneous protection of two independent data lines (e.g., D+ and D−) with optimized clamping: low forward voltage (~4.5 V) for negative ESD, higher reverse clamping (~12 V) for positive surges-matching typical receiver tolerance asymmetry. |
| AEC-Q101 Qualification Ready | Meets stress test requirements for automotive electronics (HBM >8 kV, IEC 61000-4-2 ±30 kV), supporting deployment in infotainment, ADAS sensor interfaces, and body control modules. |
| Parallel Diode Configuration Support | Both internal diodes can be used in parallel (pins 1–3 and 2–3) to double peak pulse current rating to 60 A and reduce clamping voltage by lowering effective series impedance-critical for high-surge industrial environments. |
| Low-Leakage Reverse Current | Max 10 μA at 5 V VR - Minimizes standby power loss and avoids signal distortion in high-impedance analog or battery-powered interfaces. |
Applications
| USB 2.0 Interface Protection | HDMI Data Lane Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of a USB 2.0 host port against ESD events during cable insertion or handling. IC Role / Device Role / Timing Role: Two-line transient voltage suppressor placed directly at connector, clamping fast-rising ESD pulses before they reach the USB transceiver IC. Use Value: Maintains signal integrity with 260–350 pF capacitance while delivering ±30 kV ESD immunity-ensuring compliance with IEC 61000-4-2 and preventing port lockup or PHY damage. | Use Scenario: Safeguarding TMDS clock and data pairs in HDMI 1.4 sources against electrostatic discharge during hot-plug events. IC Role / Device Role / Timing Role: Bidirectional clamp on each differential pair, using BiAs-MODE to handle asymmetric common-mode surges without distorting high-speed (165 MHz) eye diagrams. Use Value: Clamps transients to ≤12 V (reverse) and ≤4.5 V (forward) at full 30 A surge, preserving HDMI compliance and avoiding pixel corruption or link training failure. |
| Automotive CAN FD Bus Protection | Industrial RS-485 Transceiver Interface |
Use Scenario: Shielding CAN FD controller and transceiver nodes in vehicle networks from ESD and load-dump induced transients. IC Role / Device Role / Timing Role: Dual-line protector on CAN_H and CAN_L lines, leveraging AEC-Q101 readiness and –55 °C to +150 °C operation for under-hood placement. Use Value: Withstands 30 A 8/20 μs surges and delivers 480 W peak pulse power, preventing bus lockup and ensuring ISO 11898-2 compliance in harsh automotive environments. | Use Scenario: Securing RS-485 transceivers in factory automation systems exposed to ESD from operator touch or relay switching noise. IC Role / Device Role / Timing Role: Two-line TVS array on A/B differential lines, operating in BiAs-MODE to clamp both polarities while maintaining <350 pF loading for reliable 20 Mbps operation. Use Value: Limits clamping voltage to ≤12 V at 30 A, protecting 3.3 V/5 V transceivers without compromising rise time or introducing jitter in long-distance multi-drop networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VGSOT05C | Direct successor family; identical SOT-23 package, same 5 V VRWM, ±30 kV ESD rating, but improved leakage (<5 μA) and tighter clamping (11.5 V max at 30 A). | End-of-life replacement with enhanced reliability; supports same BiAs/BiSy modes and PCB layout. | Select VGSOT05C for new designs requiring extended product lifecycle beyond January 2025 and marginally better clamping performance. |
| SMAJ5.0A | Single-line unidirectional TVS in SMA package; 5.0 V standoff, 30 A IPP, but lacks dual-line integration and requires external grounding scheme for two-line protection. | Requires two discrete devices and additional routing for D+/D−, increasing board area and parasitic inductance versus integrated GSOT05C-HE3-18. | Choose only if existing SMA footprint constraints prevent SOT-23 adoption or unidirectional protection suffices for legacy systems. |
Compared with VGSOT05C, GSOT05C-HE3-18 offers identical functional protection but with known end-of-life status (Jan 2025); versus SMAJ5.0A, it delivers space-efficient dual-line integration and lower system-level clamping due to shared cathode architecture-reducing component count and improving surge coordination.
Availability
GSOT05C-HE3-18 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive CAN FD bus protection, and industrial RS-485 transceiver interface applications requiring stable component supply and verified ESD robustness.
Supply support for GSOT05C-HE3-18 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The GSOTxxC family was engineered specifically for compact, high-performance ESD protection of high-speed data interfaces-balancing low capacitance, precise clamping, and AEC-Q101 readiness in ultra-small SOT-23 packages.
FAQ
What is the maximum clamping voltage of GSOT05C-HE3-18 at 30 A peak pulse current?
The GSOT05C-HE3-18 exhibits a maximum reverse clamping voltage of 16 V at 30 A (8/20 μs waveform) when configured in BiAs-MODE (pins 1–3 or 2–3 grounded). Its forward clamping voltage under the same condition is 4.5 V, reflecting its asymmetrical protection behavior optimized for data line transients. These values are measured per IEC 61000-4-5 and confirmed in the Vishay GSOT05C electrical characteristics table.
Can GSOT05C-HE3-18 protect both differential signal pairs and single-ended lines?
Yes, GSOT05C-HE3-18 supports two distinct configurations: BiAs-MODE (pin 3 grounded, pins 1 and 2 on separate lines) for dual-line differential protection like USB D+/D−, and BiSy-MODE (pin 3 unconnected, pins 1–2 across a single line) for symmetrical clamping on single-ended buses such as RS-232 or GPIO. Each mode uses the same die structure but different terminal connections to match application topology.
Is GSOT05C-HE3-18 qualified to AEC-Q101 standards?
GSOT05C-HE3-18 is AEC-Q101 qualified, meeting the stress test requirements for automotive-grade discrete semiconductors-including human body model ESD >8 kV and IEC 61000-4-2 ±30 kV contact/air discharge. This qualification enables its use in automotive infotainment, body electronics, and ADAS sensor interfaces where reliability under thermal and electrical stress is mandatory.
What is the capacitance of GSOT05C-HE3-18 at 5 V reverse bias?
At 2.5 V reverse bias (representing typical operating point near its 5 V VRWM), the GSOT05C-HE3-18 exhibits a typical capacitance of 150 pF measured at 1 MHz. At 0 V bias, capacitance ranges from 260 pF (typical) to 350 pF (max), making it suitable for data rates up to 100 Mbps without excessive signal attenuation or timing skew in differential interfaces.
Does GSOT05C-HE3-18 require external components for basic ESD protection?
No, GSOT05C-HE3-18 operates as a standalone ESD protection device with no external components required for core functionality. Its integrated dual-diode structure provides complete two-line protection in BiAs-MODE or single-line protection in BiSy-MODE. Layout best practices-such as short traces to ground and proper thermal relief-suffice; no series resistors, ferrites, or additional capacitors are needed for standard IEC 61000-4-2 compliance.
GSOT05C-HE3-18 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 16V
- Current - Peak Pulse (10/1000µs):
- 30A (8/20µs)
- Power - Peak Pulse:
- 480W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 260pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
GSOT05C-HE3-18 FAQ
1.How can I place an order for GSOT05C-HE3-18 through Aetrix?
Please submit a Request for Quotation (RFQ) for GSOT05C-HE3-18 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GSOT05C-HE3-18 reliable?
The price and inventory of GSOT05C-HE3-18 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GSOT05C-HE3-18 is usually 5 days.
3.What payment methods are accepted for GSOT05C-HE3-18?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GSOT05C-HE3-18 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GSOT05C-HE3-18?
GSOT05C-HE3-18 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GSOT05C-HE3-18 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GSOT05C-HE3-18?
For technical support, including GSOT05C-HE3-18 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GSOT05C-HE3-18 requirements.
6.How does Aetrix verify that GSOT05C-HE3-18 is sourced from the original manufacturer or authorized distributors?
All GSOT05C-HE3-18 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GSOT05C-HE3-18 meets industry standards.
7.What is the process for return or replacement of GSOT05C-HE3-18?
All GSOT05C-HE3-18 units undergo pre-shipment inspection (PSI). If there is an issue with GSOT05C-HE3-18, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GSOT05C-HE3-18 part is unused and in its original packaging.
Return procedure for GSOT05C-HE3-18:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GSOT05C-HE3-18 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
