My Inquiry
My Account
Vishay General Semiconductor - Diodes Division GSOT12C-HE3-08
- Part No.:
- GSOT12C-HE3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
GSOT12C-HE3-08.pdf
- Description:
- TVS DIODE 12VWM 26VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:20,522
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GSOT12C-HE3-08 from Vishay Semiconductors is a two-line bidirectional asymmetrical ESD protection diode in SOT-23 package, rated for 12 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2 ESD immunity, and 12 A peak pulse current (IPPM). It protects high-speed data lines such as USB 2.0 or CAN bus interfaces against transient overvoltage events.
For engineers reviewing the GSOT12C-HE3-08 datasheet, GSOT12C-HE3-08 pinout, GSOT12C-HE3-08 application, or GSOT12C-HE3-08 equivalent, this device supports BiAs-mode (two-line asymmetrical clamping) and BiSy-mode (single-line symmetrical clamping), with verified clamping voltages of 21.2 V at 12 A and low 58–75 pF capacitance at 12.5 V bias - critical for signal integrity in automotive and industrial communication ports.
Technical Context
The GSOT12C-HE3-08 implements bidirectional asymmetrical (BiAs) protection by routing two independent signal lines (L1, L2) to pins 1 and 2, with pin 3 grounded - enabling independent clamping paths to ground with distinct forward/reverse thresholds. Its internal dual-diode architecture delivers 1.0–1.2 V forward voltage (VF) and 13.5–16.5 V reverse breakdown (VBR) per path.
In BiSy-mode operation (pin 3 unconnected), it functions as a single-line symmetrical protector: transients clamp equally in both polarities via series conduction through one diode in forward bias and another in reverse bias, yielding matched clamping behavior ideal for balanced interfaces like RS-485 or LVDS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Stand-off Voltage (VRWM) | 12 V - maximum continuous operating voltage before clamping initiates; ensures no leakage during normal 12 V system operation. |
| Peak Pulse Current (IPPM) | 12 A (8/20 μs waveform) - sustains IEC 61000-4-5 surge events without failure; defines robustness against lightning-induced transients. |
| Clamping Voltage (VC) | 21.2 V max at 12 A - limits voltage seen by protected ICs; keeps downstream logic within safe operating area during ESD strikes. |
| Capacitance (CD) | 58–75 pF at 12.5 V - low enough to avoid signal degradation on 480 Mbps USB 2.0 or 1 Mbps CAN FD lines. |
| ESD Immunity | ±30 kV contact / ±30 kV air (IEC 61000-4-2) - exceeds Level 4 immunity requirements for industrial and automotive end-equipment. |
| Operating Temperature | −55 °C to +150 °C - qualified for under-hood automotive and harsh industrial environments per AEC-Q101. |
Pinout & Package
SOT-23 package (JEDEC TO-236AB), 3-pin surface-mount, 2.8 × 2.35 × 1.15 mm body, e3 Sn plating, MSL level 1, peak reflow ≤260 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Line 1 Anode / Cathode | Connects to first protected signal line (L1); forms one half of BiAs dual-path clamping network. |
| Pin 2 | Line 2 Anode / Cathode | Connects to second protected signal line (L2); enables independent ESD protection for differential or parallel data pairs. |
| Pin 3 | Ground Reference | Must be connected to system ground in BiAs mode; left floating in BiSy mode to enable symmetrical clamping. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional Asymmetrical (BiAs) Mode | Enables simultaneous protection of two independent signal lines with separate ground-referenced clamping paths - reduces board space vs. discrete diodes. |
| Low Clamping Voltage at High Current | 21.2 V max at 12 A IPPM ensures downstream 12 V-rated transceivers remain within absolute maximum ratings during surge events. |
| Low Capacitance at Operating Bias | 58–75 pF at 12.5 V VRWM preserves signal rise/fall times on 10–50 MHz automotive serial buses without added jitter. |
| AEC-Q101 Qualified | Validated for automotive applications including powertrain, body electronics, and infotainment - supports PPAP documentation. |
| RoHS-Compliant & Halogen-Free | e3 matte tin plating and UL 94 V-0 molding compound meet global environmental compliance mandates for Tier 1 OEMs. |
Applications
| USB 2.0 Interface Protection | CAN Bus Transceiver Protection |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 host/device ports against ESD events during hot-plug insertion in industrial HMIs. IC Role / Device Role / Timing Role: Two-line asymmetrical ESD suppressor placed directly at connector, clamping transients before they reach USB PHY IC. Use Value: 58–75 pF capacitance avoids signal integrity loss at 480 Mbps; ±30 kV immunity prevents field failures during user handling. | Use Scenario: Safeguarding CAN_H and CAN_L lines in automotive ECUs exposed to load-dump and ISO 7637-2 pulses. IC Role / Device Role / Timing Role: Dual-channel transient voltage suppressor mounted at CAN connector, referenced to chassis ground. Use Value: 12 V VRWM matches standard 12 V automotive supply rails; 21.2 V clamping prevents damage to CAN transceivers rated for 27 V abs max. |
| RS-485 Data Line Protection | Industrial Sensor Interface Protection |
Use Scenario: Shielding A/B differential pair of RS-485 transceivers in factory automation gateways subjected to cable discharge events. IC Role / Device Role / Timing Role: BiSy-mode configured single-line protector (pin 3 open) across A–B terminals, providing symmetrical clamping. Use Value: Matched positive/negative clamping ensures common-mode noise rejection remains intact; 12.5 V VRWM accommodates ±7 V RS-485 common-mode range. | Use Scenario: Securing analog output lines (e.g., 4–20 mA or 0–10 V) from ESD in process control sensors deployed in petrochemical plants. IC Role / Device Role / Timing Role: BiAs-mode protector on each signal line with shared ground reference, limiting voltage excursions during maintenance contact. Use Value: −55 °C to +150 °C operating range ensures reliability in extreme ambient conditions; 1 μA IR at 12 V minimizes offset error in precision analog circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VGSOT12C-HM3-08 | Same VRWM (12 V), identical SOT-23 package, but uses newer silicon process yielding lower leakage (0.5 μA max vs. 1 μA) and tighter VBR (14.0–16.0 V). | Drop-in replacement for new designs requiring extended lifetime reliability; not recommended for legacy qualification-critical programs without retesting. | Select VGSOT12C-HM3-08 when upgrading to Vishay's next-generation platform with improved parametric consistency. |
| TPD2E001DRYR | Lower VRWM (5.5 V), higher capacitance (110 pF), same SOT-23-3 package; designed for USB 2.0 only, not AEC-Q101 qualified. | Limited to consumer-grade USB ports; unsuitable for 12 V automotive or industrial systems due to voltage rating mismatch. | Choose TPD2E001DRYR only for cost-sensitive non-automotive USB endpoints where 12 V operation is not required. |
Compared with VGSOT12C-HM3-08 and TPD2E001DRYR, the GSOT12C-HE3-08 provides optimal balance of 12 V system compatibility, AEC-Q101 qualification, and proven field reliability - making it the preferred choice for automotive and industrial designs requiring long-term supply continuity through January 2025.
Availability
GSOT12C-HE3-08 is available at Aetrix Electronics and suitable for automotive infotainment, industrial CAN networks, and USB 2.0 peripheral interfaces requiring stable component supply through its end-of-life date in January 2025.
Supply support for GSOT12C-HE3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The GSOTxxC family was developed specifically for compact, high-performance ESD protection of high-speed data lines in space-constrained automotive and industrial modules - emphasizing low capacitance, precise clamping, and AEC-Q101 compliance.
FAQ
What is the maximum operating temperature range for the GSOT12C-HE3-08?
The GSOT12C-HE3-08 operates reliably from −55 °C to +150 °C, meeting AEC-Q101 requirements for under-hood automotive applications. This wide junction temperature range ensures functionality in engine control units, transmission modules, and industrial motor drives exposed to thermal extremes. The GSOT12C-HE3-08 maintains specified clamping performance and leakage current across this full range.
How does the GSOT12C-HE3-08 support both BiAs and BiSy protection modes?
The GSOT12C-HE3-08 supports BiAs mode with pin 3 grounded (protecting two independent lines L1/L2) and BiSy mode with pin 3 unconnected (protecting one differential pair symmetrically). In BiSy mode, transients clamp equally in both directions using series conduction through internal diodes. The GSOT12C-HE3-08's dual-diode structure enables this flexibility without external components.
What is the clamping voltage of the GSOT12C-HE3-08 at its rated peak pulse current?
At its rated 12 A peak pulse current (8/20 μs waveform), the GSOT12C-HE3-08 delivers a maximum reverse clamping voltage (VC) of 26 V and a maximum forward clamping voltage (VF) of 2.2 V. These values ensure protected ICs see controlled overvoltage during IEC 61000-4-5 surges. The GSOT12C-HE3-08 achieves this with low dynamic impedance inherent to its planar silicon process.
Is the GSOT12C-HE3-08 RoHS-compliant and halogen-free?
Yes, the GSOT12C-HE3-08 features e3 matte tin plating and a UL 94 V-0 compliant molding compound, satisfying RoHS Directive 2011/65/EU and JEDEC JS709C halogen-free requirements. Its green environmental status is confirmed in Vishay's ordering code "HE3", where "H" denotes halogen-free and "E3" specifies Sn plating. The GSOT12C-HE3-08 meets global environmental compliance mandates for export-controlled electronics.
What is the typical capacitance of the GSOT12C-HE3-08 at 12.5 V reverse bias?
At 12.5 V reverse bias and 1 MHz frequency, the GSOT12C-HE3-08 exhibits a typical capacitance of 58–75 pF - measured between either pin 1–3 or pin 2–3. This low, voltage-stable capacitance prevents signal distortion on high-speed lines such as CAN FD (up to 5 Mbps) and USB 2.0 (480 Mbps). The GSOT12C-HE3-08's capacitance remains well below the 100 pF threshold that typically impacts timing margins in these interfaces.
GSOT12C-HE3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 12V (Max)
- Voltage - Breakdown (Min):
- 13.5V
- Voltage - Clamping (Max) @ Ipp:
- 26V
- Current - Peak Pulse (10/1000µs):
- 12A (8/20µs)
- Power - Peak Pulse:
- 312W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 115pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
GSOT12C-HE3-08 FAQ
1.How can I place an order for GSOT12C-HE3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for GSOT12C-HE3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GSOT12C-HE3-08 reliable?
The price and inventory of GSOT12C-HE3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GSOT12C-HE3-08 is usually 5 days.
3.What payment methods are accepted for GSOT12C-HE3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GSOT12C-HE3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GSOT12C-HE3-08?
GSOT12C-HE3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GSOT12C-HE3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GSOT12C-HE3-08?
For technical support, including GSOT12C-HE3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GSOT12C-HE3-08 requirements.
6.How does Aetrix verify that GSOT12C-HE3-08 is sourced from the original manufacturer or authorized distributors?
All GSOT12C-HE3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GSOT12C-HE3-08 meets industry standards.
7.What is the process for return or replacement of GSOT12C-HE3-08?
All GSOT12C-HE3-08 units undergo pre-shipment inspection (PSI). If there is an issue with GSOT12C-HE3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GSOT12C-HE3-08 part is unused and in its original packaging.
Return procedure for GSOT12C-HE3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GSOT12C-HE3-08 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
