Vishay General Semiconductor - Diodes Division GSOT12C-HG3-08
- Part No.:
- GSOT12C-HG3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
GSOT12C-HG3-08.pdf
- Description:
- TVS DIODE 12VWM 26VC SOT23
- Quantity:
- Payment:

- Shipping:

Inventory:14,950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GSOT12C-HG3-08 from Vishay Semiconductors is a two-line bidirectional asymmetrical ESD protection diode in SOT-23 package, rated for 12 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2 ESD immunity, and 12 A peak pulse current (IPPM) per line to ground. It delivers 21.2 V clamping voltage at 12 A and 115 pF capacitance at 0 V bias, targeting high-speed data lines in automotive infotainment and industrial USB interfaces.
For engineers reviewing the GSOT12C-HG3-08 datasheet, GSOT12C-HG3-08 pinout, GSOT12C-HG3-08 application, or GSOT12C-HG3-08 equivalent, key selection criteria include VRWM matching system rail voltage, clamping voltage margin below IC absolute maximum ratings, low capacitance for signal integrity, and AEC-Q101 qualification for automotive deployment.
Technical Context
GSOT12C-HG3-08 operates in BiAs-MODE (Bidirectional Asymmetrical), with pins 1 and 2 protecting separate signal lines referenced to pin 3 (ground). Each protection path features distinct forward (VF ≈ 1.0–2.2 V) and reverse (VC ≈ 21.2–26.0 V at IPPM) clamping behavior, enabling precise transient suppression without DC loading on data lines.
It supports dual configuration modes: two-line protection (pin 3 grounded, pins 1/2 to signals) and single-line symmetrical protection (pin 3 unconnected, pins 1/2 across line-to-ground). The device meets AEC-Q101 stress testing and is RoHS-compliant with Sn plating (e3).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Stand-off Voltage (VRWM) | 12 V - Maximum continuous operating voltage before conduction; sets upper limit for protected signal rail. |
| Peak Pulse Current (IPPM) | 12 A per line-to-ground path - Withstands 8/20 μs surges per IEC 61000-4-5 without failure. |
| Clamping Voltage (VC) | 21.2 V max at 12 A - Limits transient voltage seen by downstream ICs; critical for 15 V-tolerant interface protection. |
| ESD Immunity | ±30 kV contact / ±30 kV air discharge - Meets highest IEC 61000-4-2 level for robust system-level ESD resilience. |
| Capacitance (CD) | 115 pF typical at 0 V - Low enough for USB 2.0 (480 Mbps) and CAN FD (5 Mbps) signal integrity. |
| Leakage Current (IR) | 1 μA max at 12 V - Ensures minimal power loss and no measurable impact on high-impedance sensor inputs. |
| Operating Temperature | −55 °C to +150 °C - Supports under-hood automotive and industrial environments without derating. |
Pinout & Package
SOT-23 package (JEDEC TO-236AB), 3-pin, surface-mount, e3 Sn-plated terminals, MSL Level 1, 8.8 mg weight, UL 94 V-0 molding compound.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Line 1 Anode/Cathode | Connects to first protected signal line (L1); forms one half of bidirectional asymmetrical clamp to ground. |
| Pin 2 | Line 2 Anode/Cathode | Connects to second protected signal line (L2); independent clamp path identical to Pin 1. |
| Pin 3 | Ground Reference | Must be connected to system ground for BiAs-MODE operation; left floating for BiSy-MODE single-line use. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional Asymmetrical Clamping (BiAs) | Enables independent, low-VF negative clamping and controlled VC for positive transients-ideal for mixed-signal data lines. |
| AEC-Q101 Qualified | Validated for automotive applications including infotainment, body control modules, and ADAS sensor interfaces. |
| Low Capacitance (115 pF) | Maintains signal rise/fall times and eye diagram integrity on USB, RS-485, and CAN bus lines up to 5 Mbps. |
| Space-Saving SOT-23 | Reduces PCB area vs. discrete dual-diode solutions while preserving thermal performance and layout simplicity. |
| e3 Sn Plating | Lead-free, RoHS-compliant termination compatible with standard reflow profiles (peak 260 °C). |
Applications
| Automotive Infotainment USB Interface | Industrial RS-485 Data Line Protection |
|---|---|
Use Scenario: Protecting USB 2.0 D+ and D− lines in head unit or display module against ESD events during cable insertion or handling. IC Role / Device Role / Timing Role: Two-line ESD suppressor placed directly at connector, clamping transients before they reach USB transceiver IC. Use Value: Prevents latch-up or damage to USB PHY while maintaining <1 ns jitter impact due to 115 pF capacitance. | Use Scenario: Safeguarding differential RS-485 bus (A/B) in factory automation PLCs exposed to lightning-induced surges and cable ESD. IC Role / Device Role / Timing Role: Dual-channel TVS diode providing common-mode and differential-mode surge suppression referenced to chassis ground. Use Value: Delivers 12 A per line surge handling and 21.2 V clamping-well below RS-485 receiver's ±15 V abs max rating. |
| Automotive Body Control Module (BCM) LIN Bus | Medical Patient Monitor Sensor Interface |
Use Scenario: Shielding LIN bus signal (LIN-BUS) and wake-up line (WAKE) in door module or seat controller from battery dump and ESD. IC Role / Device Role / Timing Role: Dual-path protector using BiAs mode: LIN-BUS to Pin 1/GND, WAKE to Pin 2/GND. Use Value: 12 V VRWM matches 12 V vehicle supply; 1 μA leakage avoids false wake-ups in sleep mode. | Use Scenario: Protecting analog sensor inputs (e.g., ECG leads, temperature probes) from electrostatic discharge in handheld patient monitors. IC Role / Device Role / Timing Role: Low-leakage (1 μA), low-capacitance (115 pF) ESD clamp on each sensor channel, referenced to medical-grade isolated ground. Use Value: Preserves microvolt-level signal fidelity and avoids DC offset errors caused by higher IR or parasitic capacitance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VGSOT12C | Successor series with identical VRWM (12 V), IPPM (12 A), and SOT-23 footprint; improved thermal resistance and updated AEC-Q101 test compliance. | Same BiAs/BiSy functionality and pinout; intended for new designs where long-term supply continuity is required beyond Jan 2025 EOL date. | Select VGSOT12C for production ramp after Q1 2025; GSOT12C-HG3-08 remains valid for legacy builds and existing BOMs. |
| SMF12CT | Single-line SOD-123 package; 12 V VRWM, 12 A IPPM, but only one protection path; 130 pF capacitance; no BiAs capability. | Requires two devices for dual-line protection; larger board area; lacks integrated dual-channel coordination and lower total capacitance. | Use only when dual-line integration is not required or SOT-23 footprint is unavailable; not a drop-in replacement. |
Compared with VGSOT12C, GSOT12C-HG3-08 offers identical electrical specs and mechanical fit but reaches end-of-life in January 2025; SMF12CT provides single-line protection only and increases component count, making it less optimal for space-constrained dual-data-line systems.
Availability
GSOT12C-HG3-08 is available at Aetrix Electronics and suitable for automotive infotainment, industrial RS-485 networks, and medical sensor interfaces requiring stable component supply through its end-of-life date in January 2025.
Supply support for GSOT12C-HG3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The GSOTxxC family was designed specifically for compact, high-performance ESD protection of high-speed data lines in harsh environments, emphasizing AEC-Q101 qualification, low capacitance, and dual-channel integration in SOT-23.
FAQ
What is the maximum clamping voltage of GSOT12C-HG3-08 at its rated peak pulse current?
The maximum clamping voltage (VC) of GSOT12C-HG3-08 is 26.0 V when subjected to its full 12 A peak pulse current (IPPM) per line-to-ground path, measured per IEC 61000-4-5 8/20 μs waveform. This value ensures protected ICs with 30 V absolute maximum ratings retain safe operating margins. The GSOT12C-HG3-08 achieves this while maintaining low leakage and tight tolerance across temperature.
Can GSOT12C-HG3-08 be used for single-line symmetrical protection?
Yes, GSOT12C-HG3-08 supports BiSy-MODE (bidirectional symmetrical) operation: leave pin 3 unconnected, connect pin 1 to the signal line and pin 2 to ground (or vice versa). In this configuration, it provides 12.5 V VRWM and 23.4 V clamping at 12 A, with symmetrical positive/negative clamping behavior. The GSOT12C-HG3-08 retains all electrical specs except capacitance, which drops to 58 pF in this mode.
Is GSOT12C-HG3-08 qualified for automotive applications?
Yes, GSOT12C-HG3-08 is AEC-Q101 qualified, having passed stress tests including HTGB, AC/DC life test, ESD HBM/MM, and temperature cycling. Its −55 °C to +150 °C operating range, 1 μA leakage at 12 V, and ±30 kV ESD immunity make it suitable for automotive infotainment, body control, and ADAS subsystems. The GSOT12C-HG3-08 carries Vishay's automotive-grade traceability and lot control.
What is the capacitance of GSOT12C-HG3-08 at 12 V reverse bias?
At 12 V reverse bias and 1 MHz frequency, the capacitance (CD) of GSOT12C-HG3-08 is 50 pF maximum. This low-bias capacitance is critical for minimizing signal distortion on high-impedance or high-frequency lines such as LIN bus or sensor analog outputs. The GSOT12C-HG3-08 maintains this value across temperature and ensures predictable impedance matching in precision analog paths.
How does GSOT12C-HG3-08 differ from GSOT05C-HG3-08 in system protection design?
GSOT12C-HG3-08 has 12 V VRWM and 21.2 V clamping at 12 A, targeting 12 V rail systems like automotive LIN or industrial 10–15 V buses; GSOT05C-HG3-08 offers 5 V VRWM and 12 V clamping, suited for 3.3 V/5 V logic and USB data lines. Their different breakdown voltages (15 V vs. 6.8 V typ) and capacitances (115 pF vs. 260 pF) require matching to specific interface voltage levels and bandwidth needs. Selecting GSOT12C-HG3-08 avoids over-clamping risk in 12 V domains.
GSOT12C-HG3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 12V (Max)
- Voltage - Breakdown (Min):
- 13.5V
- Voltage - Clamping (Max) @ Ipp:
- 26V
- Current - Peak Pulse (10/1000µs):
- 12A (8/20µs)
- Power - Peak Pulse:
- 312W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 115pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
GSOT12C-HG3-08 FAQ
1.How can I place an order for GSOT12C-HG3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for GSOT12C-HG3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GSOT12C-HG3-08 reliable?
The price and inventory of GSOT12C-HG3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GSOT12C-HG3-08 is usually 5 days.
3.What payment methods are accepted for GSOT12C-HG3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GSOT12C-HG3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GSOT12C-HG3-08?
GSOT12C-HG3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GSOT12C-HG3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GSOT12C-HG3-08?
For technical support, including GSOT12C-HG3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GSOT12C-HG3-08 requirements.
6.How does Aetrix verify that GSOT12C-HG3-08 is sourced from the original manufacturer or authorized distributors?
All GSOT12C-HG3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GSOT12C-HG3-08 meets industry standards.
7.What is the process for return or replacement of GSOT12C-HG3-08?
All GSOT12C-HG3-08 units undergo pre-shipment inspection (PSI). If there is an issue with GSOT12C-HG3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GSOT12C-HG3-08 part is unused and in its original packaging.
Return procedure for GSOT12C-HG3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GSOT12C-HG3-08 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

