Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Latches

STMicroelectronics HCF4099BEY

Name: HCF4099BEY
Brand: STMicroelectronics
SKU: HCF4099BEY
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: HCF4099BEY

Manufacturer:: STMicroelectronics

Category:: Latches

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: HCF4099BEY.pdf

Description:: IC LATCH 8BIT ADDRESSABLE 16-DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,574

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

HCF4099BEY from STMicroelectronics is an 8-bit addressable latch IC in DIP-16 package, functioning as a serial-input/parallel-output storage register with demultiplexer capability. It operates from 3V to 20V supply, features master reset, address-selectable latching (A0–A2), and supports continuous output readout independent of write control. Used in industrial control logic and address-decoded I/O expansion.

For engineers reviewing the HCF4099BEY datasheet, HCF4099BEY pinout, HCF4099BEY application, or HCF4099BEY equivalent, key selection considerations include its 8-bit addressable latch architecture, VDD=3–20V operation, RESET/WRITE DISABLE dual-control logic, and compatibility with legacy B-series CMOS systems requiring low-quiescent-current storage.

Technical Context

The HCF4099BEY implements a synchronous address-decoded latch using standard B-series CMOS logic, where A0–A2 select one of eight internal storage bits for serial data entry when WRITE DISABLE is low. All outputs remain readable regardless of WRITE DISABLE state, enabling non-intrusive status monitoring.

Its demultiplexer mode activates when RESET is high and WRITE DISABLE is low - only the addressed Q_i follows DATA input while others hold logic 0. The master RESET forces all outputs low when both RESET and WRITE DISABLE are high, providing deterministic initialization.

Key Specifications

Parameter	Value and Actual Design Meaning
VDD Range	3 V to 20 V - supports wide-supply industrial and battery-backed systems without level-shifting.
I_IL (Max)	100 nA at VDD = 18 V - ensures minimal input loading in high-impedance address/data buses.
t_PLH/t_PHL (Data→Q)	50 ns (typ.) at VDD = 15 V - enables reliable 10 MHz+ clocked operation in address-latched control paths.
Output Drive	±1.1 mA (min) at VDD = 5 V - sufficient to drive TTL loads or multiple CMOS inputs directly.
Logic Family	B-series CMOS - meets JEDEC JESD13B, ensuring interoperability with 4000-series logic families.
Operating Temp	−55 °C to +125 °C - qualified for extended-temperature industrial and automotive under-hood applications.

Pinout & Package

Package: Plastic DIP-16 (0.300" width), 20.0 mm × 8.5 mm footprint, through-hole mounting compatible with legacy PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 7, 8	Q0–Q7, RESET, WRITE DISABLE, DATA, A0–A2	Q0–Q7: Latched parallel outputs; RESET: Active-high global clear; WRITE DISABLE: Write gate control; DATA: Serial input; A0–A2: 3-bit address bus.
9–15	Q0–Q7	Individually buffered CMOS outputs with symmetrical VOH/VOL and ±1.1 mA drive capability.
16	VDD	Positive supply rail - must be decoupled locally due to dynamic current spikes during address transitions.
8	VSS	Ground reference - shared return path for all inputs, outputs, and internal logic; requires low-impedance connection.

Key Features

Feature	Design Value
Addressable latch mode	Selects single bit (Q0–Q7) for serial data capture via A0–A2, enabling compact I/O expansion with minimal control lines.
Demultiplexer mode	When RESET=H & WRITE DISABLE=L, routes DATA to exactly one Q_i; unselected outputs held low - eliminates need for external OR gates.
Non-intrusive read	All Q outputs remain valid and readable regardless of WRITE DISABLE or address state - supports real-time status monitoring without disrupting latching.
Wide VDD tolerance	Operates from 3 V to 20 V with guaranteed specs across full range - simplifies design across 5 V, 12 V, and 15 V systems without voltage translation.

Applications

Industrial PLC I/O Expansion

Legacy System Address Decoding

Use Scenario: Adding discrete output points to microcontroller-based programmable logic controllers using limited GPIO resources.

IC Role / Device Role / Timing Role: Addressable latch storing 8-bit output states; selected by microcontroller's address bus and updated via serial DATA line.

Use Value: Reduces required MCU pins from 11 (8 data + 3 address) to 6 (DATA, RESET, WRITE DISABLE, A0–A2), preserving GPIO for sensing or communication.

Use Scenario: Interfacing modern microcontrollers with vintage 4000-series logic subsystems requiring B-series-compatible storage.

IC Role / Device Role / Timing Role: CMOS-compatible storage register maintaining signal integrity and noise margin across mixed-voltage domains (5 V–15 V).

Use Value: Eliminates level shifters while meeting JEDEC JESD13B spec - ensures timing predictability and DC compatibility in retro-designed control panels.

Automotive Body Control Module

Test Equipment Signal Routing

Use Scenario: Driving relays and LEDs in vehicle body electronics where extended temperature operation and latch reliability are critical.

IC Role / Device Role / Timing Role: Output latch holding commanded states during microcontroller sleep cycles; RESET ensures safe power-up defaults.

Use Value: −55 °C to +125 °C rating and <100 nA input leakage enable fail-safe operation in under-hood environments without external supervision.

Use Scenario: Configurable signal routing in automated test fixtures where one data line controls multiple DUT channels.

IC Role / Device Role / Timing Role: Demultiplexer directing test signals to specific device-under-test pins based on address inputs.

Use Value: Built-in demux function replaces discrete logic, reducing component count and board space - especially valuable in high-density fixture PCBs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar addressable latch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4099BE	Same pinout and function but manufactured by Texas Instruments; identical DC specs, slightly higher t_PD (max 500 ns @ 5 V).	Approved for aerospace screening per MIL-PRF-38535; not rated for −55 °C to +125 °C industrial grade.	Prefer for space-grade designs requiring QML-V qualification; avoid if extended temperature operation is mandatory.
MC14099BDR2G	Onsemi variant with tighter propagation delay distribution (t_PD typ 45 ns @ 15 V); same DIP-16 package and JEDEC B-series compliance.	Higher production volume and longer lifecycle visibility; no automotive AEC-Q100 version available.	Preferred for high-volume industrial production where supply continuity and consistent parametric performance are prioritized.

Compared with CD4099BE and MC14099BDR2G, HCF4099BEY offers the broadest operating temperature range (−55 °C to +125 °C), lowest input leakage (100 nA max at 18 V), and direct STMicroelectronics support for long-term industrial programs - making it optimal for harsh-environment embedded control.

Availability

HCF4099BEY is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, and legacy system address decoding requiring stable component supply across extended temperature ranges and multi-decade product lifecycles.

Supply support for HCF4099BEY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for industrial, automotive, and consumer markets.

HCF4099BEY belongs to the HCF4000B series - a radiation-tolerant, high-voltage CMOS logic family engineered for robustness in industrial automation, instrumentation, and legacy system upgrades where reliability and long-term availability are essential.

FAQ

What is the minimum pulse width required for reliable WRITE DISABLE assertion?

The minimum pulse width for WRITE DISABLE is 50 ns at VDD = 15 V, 100 ns at VDD = 10 V, and 200 ns at VDD = 5 V, as specified in the dynamic electrical characteristics table. These values ensure proper internal state sampling and prevent metastability during address/data transitions.

Can HCF4099BEY operate with a 2.5 V supply?

No. The recommended operating VDD range is 3 V to 20 V per the datasheet. At 2.5 V, the device fails to meet guaranteed VOH/VOL levels, input threshold margins, and propagation delay specs - risking logic misstates and increased susceptibility to noise.

How does the RESET function interact with WRITE DISABLE during power-up?

When both RESET and WRITE DISABLE are high, all Q outputs are forced low regardless of prior data. During power-up, designers must ensure RESET remains asserted until VDD stabilizes above 3 V and then release it after WRITE DISABLE is set to the desired initial state (high for memory retention, low for demux mode).

Is there internal ESD protection on the HCF4099BEY inputs?

Yes. The device incorporates standard CMOS gate oxide protection diodes on all inputs, rated to withstand ≥2 kV HBM per JEDEC JS-001. No external clamping is required for typical board-level ESD events, though layout best practices (short traces, ground proximity) remain essential.

HCF4099BEY Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 4000B

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: D-Type, Addressable

Circuit:: 1:8

Output Type:: Standard

Voltage - Supply:: 3V ~ 20V

Independent Circuits:: 1

Delay Time - Propagation:: 50ns

Current - Output High, Low:: 6.8mA, 6.8mA

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-DIP

HCF4099BEY FAQ

1.How can I place an order for HCF4099BEY through Aetrix?

Please submit a Request for Quotation (RFQ) for HCF4099BEY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for HCF4099BEY reliable?

The price and inventory of HCF4099BEY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HCF4099BEY is usually 5 days.

3.What payment methods are accepted for HCF4099BEY?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HCF4099BEY transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for HCF4099BEY?

HCF4099BEY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your HCF4099BEY order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for HCF4099BEY?

For technical support, including HCF4099BEY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HCF4099BEY requirements.

6.How does Aetrix verify that HCF4099BEY is sourced from the original manufacturer or authorized distributors?

All HCF4099BEY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HCF4099BEY meets industry standards.

7.What is the process for return or replacement of HCF4099BEY?

All HCF4099BEY units undergo pre-shipment inspection (PSI). If there is an issue with HCF4099BEY, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The HCF4099BEY part is unused and in its original packaging.

Return procedure for HCF4099BEY:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…