Toshiba Semiconductor and Storage HN1A01FE-GR,LF
- Part No.:
- HN1A01FE-GR,LF
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Bipolar Transistor Arrays
- Package:
- SOT-563, SOT-666
- Datasheet:
-
HN1A01FE-GR,LF.pdf
- Description:
- TRANS 2PNP DUAL 50V 150MA ES6
- Quantity:
- Payment:

- Shipping:

Inventory:2,784
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HN1A01FE-GR,LF from Toshiba Electronic Devices & Storage Corporation is a dual PNP bipolar junction transistor in an ES6 surface-mount package, rated for VCEO = −50 V, IC = −150 mA (max), and hFE = 200–400 (GR grade). It delivers high hFE linearity (0.95 typ.) and is AEC-Q101 qualified for automotive applications including low-frequency amplifiers and signal switching circuits.
For engineers reviewing the HN1A01FE-GR,LF datasheet, HN1A01FE-GR,LF pinout, HN1A01FE-GR,LF application, or HN1A01FE-GR,LF equivalent, key selection criteria include dual-transistor symmetry, guaranteed hFE binning (GR), AEC-Q101 qualification status, ES6 package thermal and layout constraints, and verified VCE(sat) ≤ −0.3 V at IC = −100 mA/IB = −10 mA.
Technical Context
This device integrates two matched silicon PNP epitaxial transistors in a single compact ES6 package, sharing no internal connection between channels-each transistor operates independently with identical absolute maximum ratings and electrical characteristics. Its design supports discrete analog signal conditioning where dual complementary or identical gain stages are required without cross-coupling.
The GR hFE bin (200–400) ensures tighter DC current gain distribution than the Y bin (120–240), improving consistency in biasing and amplifier gain stability across production lots. Electrical behavior is characterized at Ta = 25 °C with common test conditions applied to both transistors (Q1 and Q2), enabling predictable dual-channel performance in linear and switching modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V - Supports operation in negative-rail amplifier stages up to 50 V collector-emitter reverse bias. |
| IC (max) | −150 mA - Enables driving moderate loads such as relay coils or LED arrays in automotive control modules. |
| hFE (GR bin) | 200–400 - Provides stable small-signal amplification with reduced gain variation across temperature and current. |
| VCE(sat) | ≤ −0.3 V @ IC = −100 mA, IB = −10 mA - Ensures low conduction loss in saturated switching applications. |
| fT | ≥ 80 MHz - Sufficient for audio-band and low-speed digital signal amplification up to ~10 MHz practical bandwidth. |
| Cob | 4 pF @ VCB = −10 V - Limits high-frequency coupling between stages in multi-transistor configurations. |
Pinout & Package
HN1A01FE-GR,LF uses the ES6 (SOT-363) 6-pin ultra-small surface-mount package, measuring 2.0 × 1.25 × 0.9 mm (typ.), with a typical weight of 3.0 mg. The package supports reflow soldering per JEDEC J-STD-020 and is RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Emitter1 | Emitter terminal of first PNP transistor; connects to most negative potential in its stage. |
| 2 | Base1 | Control input for first transistor; requires current-limited drive to avoid exceeding IB(max) = −30 mA. |
| 3 | Collector2 | Collector terminal of second PNP transistor; electrically isolated from Pin 6 (Collector1). |
| 4 | Emitter2 | Emitter terminal of second PNP transistor; independent of Emitter1, enabling dual-stage isolation. |
| 5 | Base2 | Control input for second transistor; identical drive requirements to Base1. |
| 6 | Collector1 | Collector terminal of first PNP transistor; no internal connection to Pin 3. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q101 qualified | Validated for automotive-grade reliability including temperature cycling, humidity testing, and mechanical shock per AEC standard. |
| Dual independent PNP transistors | Enables space-efficient implementation of matched gain stages or redundant signal paths without inter-channel crosstalk. |
| High hFE linearity | hFE(IC = −0.1 mA)/hFE(IC = −2 mA) = 0.95 (typ.) - maintains consistent gain across bias points in Class-A amplifiers. |
| GR hFE binning | Guaranteed hFE range 200–400 eliminates post-manufacturing sorting for mid-to-high gain requirements. |
Applications
| Automotive Door Module Amplifier | Industrial Sensor Signal Conditioning |
|---|---|
Use Scenario: Amplifying low-level analog signals from door position sensors or window motor feedback in 12 V automotive systems. IC Role / Device Role / Timing Role: Dual PNP transistor providing matched pre-amplification and level-shifting before ADC input. Use Value: AEC-Q101 qualification ensures long-term reliability under vehicle temperature cycling; GR hFE binning reduces calibration drift across units. | Use Scenario: Buffering and gain-setting for thermistor or RTD bridge outputs in programmable logic controller (PLC) analog input modules. IC Role / Device Role / Timing Role: Discrete PNP pair used in differential amplifier front-end with adjustable emitter degeneration. Use Value: Independent emitter terminals (Pins 1 & 4) allow precise offset trimming; low Cob minimizes high-frequency noise coupling in 20 kHz bandwidth designs. |
| Low-Voltage Audio Preamp Stage | Redundant Power Switch Control |
Use Scenario: First-stage amplification in battery-powered portable audio devices operating from −5 V rails. IC Role / Device Role / Timing Role: Single-transistor common-emitter amplifier configured with emitter-follower output buffer. Use Value: VCEO = −50 V provides ample headroom for transient spikes; hFE linearity preserves harmonic integrity below 20 kHz. | Use Scenario: Dual independent load switches for fail-safe power routing in industrial safety controllers. IC Role / Device Role / Timing Role: Two isolated PNP switches controlling separate 24 V DC loads with independent enable inputs. Use Value: Pin 3 (Collector2) and Pin 6 (Collector1) are fully isolated - enables true redundancy without shared failure modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual PNP transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NSV6058MR6T1G | Single PNP, SOT-23 package, hFE = 100–300, VCEO = −40 V, not AEC-Q101 qualified. | Requires two devices for dual functionality; lower voltage rating limits use in 48 V systems. | Use only when dual-transistor integration is unnecessary and AEC-Q101 compliance is not required. |
| UMT2907A | Dual PNP in SOT-363 (ES6), hFE = 100–300, VCEO = −60 V, AEC-Q101 qualified, but no GR/Y binning. | Broader hFE spread increases need for circuit-level gain compensation; same footprint enables drop-in PCB reuse. | Select when higher VCEO margin is critical and tighter hFE tolerance is secondary to cost or availability. |
Compared with HN1A01FE-GR,LF, NSV6058MR6T1G lacks dual integration and automotive qualification, while UMT2907A offers higher voltage rating but looser hFE control-making HN1A01FE-GR,LF optimal for space-constrained, gain-stable automotive amplifiers requiring certified reliability.
Availability
HN1A01FE-GR,LF is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor interfaces, and low-frequency audio signal chains requiring stable component supply and AEC-Q101 assurance.
Supply support for HN1A01FE-GR,LF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and logic ICs with emphasis on automotive, industrial, and consumer reliability standards.
HN1A01FE-GR,LF belongs to Toshiba's AEC-Q101-qualified bipolar transistor family, engineered specifically for space-efficient, high-linearity analog signal processing in harsh-environment automotive and industrial control systems.
FAQ
What does the "GR" suffix indicate in HN1A01FE-GR,LF?
The "GR" suffix denotes the hFE gain bin for HN1A01FE-GR,LF: a guaranteed DC current gain range of 200 to 400 at VCE = −6 V and IC = −2 mA. This tighter bin improves consistency in amplifier biasing and reduces unit-to-unit gain variation compared to the Y-bin (120–240), making HN1A01FE-GR,LF especially suitable for precision analog designs where predictable transistor behavior is critical.
Is HN1A01FE-GR,LF qualified for automotive applications?
Yes, HN1A01FE-GR,LF is explicitly AEC-Q101 qualified per Toshiba's official orderable part number list and datasheet Rev. 2.0.A. This qualification covers stress tests including temperature cycling, humidity bias, mechanical shock, and high-temperature operating life-ensuring suitability for under-hood and cabin automotive modules. The "GR" variant is approved for automotive use, unlike general-purpose variants marked "Y".
What is the thermal performance of HN1A01FE-GR,LF in the ES6 package?
HN1A01FE-GR,LF in the ES6 package has a total rated collector power dissipation (PC) of 100 mW at Ta = 25 °C, derating linearly above that ambient temperature. Its junction-to-ambient thermal resistance (RθJA) is approximately 1,250 °C/W, meaning a 100 mW load raises junction temperature by ~125 °C above ambient. For reliable operation, keep ambient temperature below 70 °C or reduce power dissipation accordingly-HN1A01FE-GR,LF is intended for low-power linear and switching roles, not continuous high-current duty.
How are the two transistors inside HN1A01FE-GR,LF connected internally?
HN1A01FE-GR,LF contains two fully independent silicon PNP epitaxial transistors with no internal electrical connection between them. Pin 1 (Emitter1), Pin 2 (Base1), and Pin 6 (Collector1) form one transistor; Pin 4 (Emitter2), Pin 5 (Base2), and Pin 3 (Collector2) form the second. This isolation allows separate biasing, independent signal paths, and true redundancy-critical for fault-tolerant designs where shared failure modes must be avoided.
Does HN1A01FE-GR,LF support lead-free reflow soldering?
Yes, HN1A01FE-GR,LF is RoHS compliant and rated for lead-free reflow soldering per JEDEC J-STD-020. Its ES6 package withstands peak reflow temperatures up to 260 °C for 10 seconds. The ",LF" suffix confirms lead-free termination finish (matte tin), and the device meets IPC/JEDEC standard moisture sensitivity level (MSL) 1-no dry-pack requirement prior to assembly. Always follow Toshiba's recommended profile to avoid thermal damage to the die or bond wires.
HN1A01FE-GR,LF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- SOT-563, SOT-666
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 PNP (Dual)
- Current - Collector (Ic) (Max):
- 150mA
- Voltage - Collector Emitter Breakdown (Max):
- 50V
- Vce Saturation (Max) @ Ib, Ic:
- 300mV @ 10mA, 100mA
- Current - Collector Cutoff (Max):
- 100nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 200 @ 2mA, 6V
- Power - Max:
- 100mW
- Frequency - Transition:
- 80MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- ES6
HN1A01FE-GR,LF FAQ
1.How can I place an order for HN1A01FE-GR,LF through Aetrix?
Please submit a Request for Quotation (RFQ) for HN1A01FE-GR,LF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HN1A01FE-GR,LF reliable?
The price and inventory of HN1A01FE-GR,LF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HN1A01FE-GR,LF is usually 5 days.
3.What payment methods are accepted for HN1A01FE-GR,LF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HN1A01FE-GR,LF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HN1A01FE-GR,LF?
HN1A01FE-GR,LF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HN1A01FE-GR,LF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HN1A01FE-GR,LF?
For technical support, including HN1A01FE-GR,LF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HN1A01FE-GR,LF requirements.
6.How does Aetrix verify that HN1A01FE-GR,LF is sourced from the original manufacturer or authorized distributors?
All HN1A01FE-GR,LF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HN1A01FE-GR,LF meets industry standards.
7.What is the process for return or replacement of HN1A01FE-GR,LF?
All HN1A01FE-GR,LF units undergo pre-shipment inspection (PSI). If there is an issue with HN1A01FE-GR,LF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HN1A01FE-GR,LF part is unused and in its original packaging.
Return procedure for HN1A01FE-GR,LF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HN1A01FE-GR,LF Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

