Toshiba Semiconductor and Storage HN1C01FU-GR,LF
- Part No.:
- HN1C01FU-GR,LF
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Bipolar Transistor Arrays
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
HN1C01FU-GR,LF.pdf
- Description:
- TRANS 2NPN DUAL 50V 150MA US6
- Quantity:
- Payment:

- Shipping:

Inventory:1,343
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HN1C01FU-GR,LF from Toshiba Electronic Devices & Storage Corporation is a dual NPN bipolar transistor in US6 package, rated for VCEO = 50 V, IC(max) = 150 mA per device, and hFE = 200–400 (GR grade), designed for low-frequency amplifier stages in automotive signal conditioning circuits.
For engineers reviewing the HN1C01FU-GR,LF datasheet, HN1C01FU-GR,LF pinout, HN1C01FU-GR,LF application, or HN1C01FU-GR,LF equivalent, key selection factors include AEC-Q101 qualification, dual-transistor symmetry, hFE linearity (0.95 typ.), and US6 footprint compatibility with space-constrained PCB layouts.
Technical Context
This dual NPN transistor integrates two electrically independent silicon epitaxial transistors in a single US6 package, sharing no internal connection between Q1 and Q2. Each transistor supports common-emitter operation with VCEO = 50 V and fT = 80 MHz (typ.) at IC = 1 mA.
It features matched hFE characteristics across both devices (GR grade: 200–400), excellent hFE linearity ([email protected] / hFE@2mA = 0.95 typ.), and low VCE(sat) = 0.25 V max at IC = 100 mA/IB = 10 mA - enabling stable gain and minimal distortion in analog amplification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 50 V - supports rail-to-rail operation up to ±24 V supply in low-frequency amplifier stages |
| IC(max) | 150 mA - enables drive capability for small-signal loads like relay coils or LED drivers |
| hFE | 200–400 (GR grade) - ensures predictable DC biasing and gain stability across production lots |
| fT | 80 MHz (typ. at VCE=10 V, IC=1 mA) - sufficient for audio and sub-MHz control loop amplifiers |
| VCE(sat) | 0.25 V max at IC=100 mA/IB=10 mA - minimizes power loss and thermal rise in saturated switching |
| Cob | 3.5 pF max at VCB=10 V - limits high-frequency coupling and maintains bandwidth integrity in multi-stage designs |
Pinout & Package
HN1C01FU-GR,LF uses the US6 surface-mount package (6-pin, 2.1 mm × 1.8 mm × 0.9 mm, 6.8 mg), optimized for automated assembly and thermal performance on FR4 boards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Emitter1 | Emitter terminal of first NPN transistor - connects to local ground or emitter degeneration resistor |
| 2 | Base1 | Base terminal of first NPN transistor - accepts bias current for Q1 amplification or switching |
| 3 | Collector2 | Collector terminal of second NPN transistor - output node for Q2 stage |
| 4 | Emitter2 | Emitter terminal of second NPN transistor - provides independent emitter reference for Q2 |
| 5 | Base2 | Base terminal of second NPN transistor - enables dual-channel control without cross-coupling |
| 6 | Collector1 | Collector terminal of first NPN transistor - primary output node for Q1 stage |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q101 qualified | Validated for automotive applications including engine control sensors and body electronics |
| Dual NPN topology | Two fully isolated transistors in one US6 package - reduces board area by ~40% vs. discrete SOT-363 solutions |
| High hFE linearity | hFE ratio (0.1 mA / 2 mA) = 0.95 typ. - preserves signal fidelity in Class-A amplifier bias networks |
| Low Cob | 3.5 pF max - suppresses Miller effect and maintains phase margin in multi-stage feedback amplifiers |
Applications
| Automotive Cabin Sensors | Industrial Analog Signal Conditioning |
|---|---|
Use Scenario: Amplifying low-level thermistor or potentiometer signals in HVAC control modules. IC Role / Device Role / Timing Role: Dual NPN configured as differential pair and active load for offset-compensated DC amplification. Use Value: GR-grade hFE matching and linearity ensure <±0.5% gain drift over temperature and supply variation. |
Use Scenario: Buffering and level-shifting 4–20 mA transmitter outputs in PLC I/O modules. IC Role / Device Role / Timing Role: Q1 as emitter-follower buffer; Q2 as current-source load for precision voltage-to-current conversion. Use Value: Low VCE(sat) and high IC rating enable stable 20 mA sourcing with <0.5 V headroom at 5 V rails. |
| Audio Pre-amplifier Stages | Power Supply Feedback Control |
Use Scenario: First-stage gain block in battery-powered portable audio equipment. IC Role / Device Role / Timing Role: Common-emitter amplifier with emitter degeneration for harmonic distortion reduction. Use Value: 80 MHz fT and linear hFE support clean 20 kHz bandwidth with THD <0.3% at 1 Vpp output. |
Use Scenario: Error amplifier in isolated flyback SMPS feedback loops requiring rail-to-rail input range. IC Role / Device Role / Timing Role: Q1 as comparator input stage; Q2 as optocoupler driver for secondary-side regulation. Use Value: Dual configuration eliminates inter-stage trace routing, reducing noise pickup and layout complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual NPN transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NSVD2001MXV6T1G | hFE = 100–300 (lower max), VCEO = 40 V, same US6 package | Not AEC-Q101 qualified; limited to industrial/general use | Select when automotive qualification is unnecessary and lower voltage margin is acceptable |
| UMT2N3904L | Single NPN, SOT-363, hFE = 100–300, VCEO = 40 V | Requires two devices for dual function; no inherent matching | Choose only if board area is unconstrained and device matching is not required |
Compared with NSVD2001MXV6T1G and UMT2N3904L, HN1C01FU-GR,LF delivers higher voltage tolerance (50 V), guaranteed AEC-Q101 compliance, and factory-matched hFE - making it uniquely suitable for automotive signal chains where reliability, gain consistency, and thermal robustness are critical.
Availability
HN1C01FU-GR,LF is available at Aetrix Electronics and suitable for automotive cabin electronics, industrial sensor interfaces, and low-frequency audio amplification requiring stable component supply and long-term lifecycle assurance.
Supply support for HN1C01FU-GR,LF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor components for automotive, industrial, and consumer systems, with global manufacturing and quality certification infrastructure.
HN1C01FU-GR,LF belongs to Toshiba's AEC-Q101-qualified bipolar transistor family, engineered specifically for space-efficient, thermally robust signal amplification in harsh-environment automotive ECUs and industrial control units.
FAQ
What does the "GR" suffix indicate in HN1C01FU-GR,LF?
The "GR" suffix denotes the hFE gain bin: 200–400 at VCE = 6 V and IC = 2 mA. This higher-gain classification ensures tighter DC bias control and improved signal-to-noise ratio in low-current amplifier stages compared to the Y-bin (120–240). HN1C01FU-GR,LF maintains this specification across both integrated transistors.
Is HN1C01FU-GR,LF suitable for automotive applications?
Yes - HN1C01FU-GR,LF is explicitly AEC-Q101 qualified per Toshiba's orderable part number documentation. It meets stress testing requirements for temperature cycling, humidity bias, and mechanical shock, making it appropriate for under-hood and cabin electronics where reliability is mandated.
How does the US6 package of HN1C01FU-GR,LF compare to SOT-363?
HN1C01FU-GR,LF uses the US6 package (2.1 mm × 1.8 mm), which is dimensionally identical to JEDEC-standard SOT-363 and shares the same pinout (1:E1, 2:B1, 3:C2, 4:E2, 5:B2, 6:C1). This allows direct drop-in replacement in existing SOT-363 footprints without layout changes.
What is the maximum operating junction temperature for HN1C01FU-GR,LF?
The absolute maximum junction temperature (Tj) for HN1C01FU-GR,LF is 150 °C, with a storage temperature range of −55 °C to +150 °C. Derating is required above 25 °C ambient; at Ta = 70 °C, the usable collector power dissipation drops to ~120 mW per transistor based on FR4 board thermal data.
Does HN1C01FU-GR,LF support common-emitter and emitter-follower configurations?
Yes - each NPN transistor in HN1C01FU-GR,LF supports standard configurations: common-emitter for voltage gain, emitter-follower for impedance buffering, and common-base for high-frequency isolation. Pin assignments allow independent biasing of Q1 and Q2, enabling mixed-mode topologies on a single die.
HN1C01FU-GR,LF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 NPN (Dual)
- Current - Collector (Ic) (Max):
- 150mA
- Voltage - Collector Emitter Breakdown (Max):
- 50V
- Vce Saturation (Max) @ Ib, Ic:
- 250mV @ 10mA, 100mA
- Current - Collector Cutoff (Max):
- 100nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 200 @ 2mA, 6V
- Power - Max:
- 200mW
- Frequency - Transition:
- 80MHz
- Operating Temperature:
- 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US6
HN1C01FU-GR,LF FAQ
1.How can I place an order for HN1C01FU-GR,LF through Aetrix?
Please submit a Request for Quotation (RFQ) for HN1C01FU-GR,LF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HN1C01FU-GR,LF reliable?
The price and inventory of HN1C01FU-GR,LF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HN1C01FU-GR,LF is usually 5 days.
3.What payment methods are accepted for HN1C01FU-GR,LF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HN1C01FU-GR,LF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HN1C01FU-GR,LF?
HN1C01FU-GR,LF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HN1C01FU-GR,LF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HN1C01FU-GR,LF?
For technical support, including HN1C01FU-GR,LF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HN1C01FU-GR,LF requirements.
6.How does Aetrix verify that HN1C01FU-GR,LF is sourced from the original manufacturer or authorized distributors?
All HN1C01FU-GR,LF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HN1C01FU-GR,LF meets industry standards.
7.What is the process for return or replacement of HN1C01FU-GR,LF?
All HN1C01FU-GR,LF units undergo pre-shipment inspection (PSI). If there is an issue with HN1C01FU-GR,LF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HN1C01FU-GR,LF part is unused and in its original packaging.
Return procedure for HN1C01FU-GR,LF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HN1C01FU-GR,LF Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

