Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

Renesas ISL6443IR-TK

Name: ISL6443IR-TK
Brand: Renesas
SKU: ISL6443IR-TK
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISL6443IR-TK

Manufacturer:: Renesas

Category:: Power Management - Specialized

Package:: 28-VFQFN Exposed Pad

Datasheet:: ISL6443IR-TK.pdf

Description:: IC CTRLR PWM DUAL 300KHZ 28-QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,944

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISL6443IR-TK from Renesas Electronics (formerly Intersil) is a triple-output DC/DC controller integrating two 300kHz synchronous buck PWM controllers operating 180° out-of-phase and one linear regulator controller. It supports input voltages from 5.6V to 24V or 4.5V to 5.6V, delivers three independently adjustable outputs down to 0.8V, and features hiccup-mode overcurrent protection, thermal shutdown at +150°C, and a single PGOOD signal. It is used in xDSL modems, FPGA/DSP power supplies, and set-top boxes.

For engineers reviewing the ISL6443IR-TK datasheet, ISL6443IR-TK pinout, ISL6443IR-TK application, or ISL6443IR-TK equivalent, key selection considerations include its dual out-of-phase PWM architecture for reduced input ripple, no external current-sense resistor requirement (using lower MOSFET r_DS(ON)), programmable soft-start per channel, bidirectional SYNC capability for multi-controller synchronization, and integrated 5V LDO bias supply with 60mA output capability.

Technical Context

The ISL6443IR-TK implements voltage-feed-forward current-mode control for both PWM channels, enabling stable loop compensation across wide input voltage ranges and fast transient response. Each PWM uses adaptive dead-time generation and shoot-through protection with real-time gate waveform monitoring.

Its linear controller drives an external PNP or PFET for ultra-low-dropout regulation, while the internal 5V LDO powers gate drivers, bias circuitry, and boot capacitors-capable of sourcing ≥60mA but thermally limited at high VIN and large FET gate charges. The PGOOD logic evaluates regulation status across all three outputs with configurable thresholds: ±10% for PWMs and >75% for the linear output.

Key Specifications

Parameter	Value and Actual Design Meaning
Switching Frequency	300 kHz ±13.3% - sets fixed-frequency timing for predictable EMI profile and filter design.
PWM Phase Relationship	180° out-of-phase - reduces RMS input ripple current by ~70%, lowering required input capacitance and ESR.
Reference Voltage	0.8 V ±1% - defines output voltage accuracy baseline for all three regulated outputs via feedback dividers.
Overcurrent Threshold	64 µA at OCSET pin - corresponds to ~150–180% overload detection using lower MOSFET r_DS(ON), triggering hiccup mode.
Thermal Shutdown	+150°C with 20°C hysteresis - disables all outputs until junction cools to +130°C, preventing permanent damage.
PGOOD Activation Criteria	Both PWM outputs within ±10% of setpoint AND linear output >75% of setpoint AND soft-start complete - ensures system-level power-good sequencing.
Soft-Start Current	5 µA - charges external capacitor to ramp reference from 0 V to 0.8 V, enabling controlled output voltage rise and output sequencing.

Pinout & Package

ISL6443IR-TK is housed in a 28-lead, 5 mm × 5 mm QFN package (JEDEC MO-220 compliant) with exposed thermal pad. The package supports high-density PCB layouts and improved thermal performance versus TSSOP alternatives.

Pin/Terminal	Circuit Role	Design Meaning
PHASE1, PHASE2	Power node connection point	Connects to source of upper MOSFET, drain of lower MOSFET, and inductor - critical for bootstrap operation and current sensing.
UGATE1, UGATE2	High-side gate driver output	Drives gate of N-channel upper MOSFETs using bootstrapped 5V rail - requires external bootstrap diode/capacitor network.
LGATE1, LGATE2	Low-side gate driver output	Sinks/sources 400 mA to drive lower MOSFET gates directly from internal 5V LDO - enables synchronous rectification.
ISEN1, ISEN2	Current sense input	Monitors voltage drop across lower MOSFET r_DS(ON) for current-mode control and overcurrent protection - eliminates need for external sense resistor.
FB1, FB2, FB3	Voltage feedback inputs	Set output voltage via resistive divider; also feed PGOOD comparator - each controls one regulated output (PWM1, PWM2, linear).
OCSET1, OCSET2	Overcurrent threshold setting	Resistor-to-ground sets current limit threshold (e.g., 110 kΩ → 64 µA) - enables precise overload protection tuning.
SD1, SD2	Independent PWM enable/disable	Logic-level inputs (2.0 V HIGH threshold) allow per-channel shutdown without affecting other outputs - supports dynamic power management.
PGOOD	Open-drain power-good indicator	Asserts HIGH only when all enabled outputs meet regulation criteria and soft-start completes - simplifies system power sequencing.
GATE3	Linear regulator output driver	Open-drain output driving external PNP/PFET - provides low-dropout linear regulation with programmable output voltage.
VIN, VCC_5V	Main input / internal LDO output	VIN accepts 5.6–24 V or 4.5–5.6 V; VCC_5V supplies 5 V ±10% at ≥60 mA - can be used as input or output depending on configuration.
SYNC	Frequency synchronization I/O	Bidirectional sync interface allows master/slave chaining of multiple ISL6443IR-TK devices - eliminates beat frequencies and improves EMI.
SS1, SS2	Per-PWM soft-start control	5 µA current source charges external capacitor to ramp reference - enables independent startup timing and voltage tracking between outputs.

Key Features

Feature	Design Value
No external current-sense resistor	Uses lower MOSFET r_DS(ON) for current sensing - reduces BOM cost, board space, and power loss vs. discrete shunt solutions.
180° out-of-phase PWM operation	Halves RMS input ripple current vs. in-phase dual bucks - allows smaller, lower-ESR input capacitors and relaxed EMI filtering.
Programmable per-channel soft-start	5 µA current source per SS pin enables independent ramp timing - supports output voltage sequencing (e.g., core before I/O).
Bidirectional SYNC capability	Allows any ISL6443IR-TK device to act as master or slave - eliminates need for dedicated sync generator in multi-rail systems.
Integrated 5V LDO with 60mA output	Powers gate drivers, boot circuits, and small external loads - eliminates need for separate bias supply in many adapter-fed applications.

Applications

xDSL Modem Power Supply	FPGA Core & I/O Supply
Use Scenario: Powers ADSL/VDSL line card with multiple voltage rails (e.g., 3.3V analog, 1.2V core, 2.5V I/O) from single wall adapter or PoE-derived 12V input. IC Role / Device Role / Timing Role: Triple-output controller managing synchronized buck conversion for digital/analog domains and linear regulation for noise-sensitive analog sections. Use Value: Out-of-phase PWMs reduce input ripple on shared 12V bus, minimizing conducted EMI into DSL line drivers and improving SNR.	Use Scenario: Supplies Xilinx Spartan or Intel Cyclone FPGA requiring tightly sequenced 1.2V core, 2.5V auxiliary, and 3.3V I/O rails during cold start and reconfiguration. IC Role / Device Role / Timing Role: Dual PWM + linear controller delivering independent soft-start timing (SS1/SS2) and PGOOD coordination for safe FPGA configuration. Use Value: Programmable soft-start capacitors enable precise voltage ramp ratios (e.g., 1.2V:3.3V = 0.364), ensuring core powers before I/O per FPGA spec.
Set-Top Box Mainboard	DSP-Based Telecom System
Use Scenario: Generates 1.8V processor core, 3.3V memory interface, and 5V USB/peripheral rails from 12V intermediate bus in cable/satellite STB. IC Role / Device Role / Timing Role: High-efficiency triple controller replacing discrete regulators - handles dynamic load steps from video decode bursts and USB hot-plug events. Use Value: Hiccup-mode overcurrent protection prevents latch-up during short-circuit faults on USB ports, enabling automatic recovery without system reset.	Use Scenario: Provides clean, low-noise 3.3V DSP core, 1.8V memory, and 2.5V codec rails in VoIP gateway or baseband processing unit. IC Role / Device Role / Timing Role: Linear regulator (GATE3) supplies ultra-low-noise 2.5V to audio codec; PWMs deliver high-current DSP/memory rails. Use Value: Separation of SGND and PGND plus dedicated linear controller minimizes switching noise coupling into sensitive analog audio paths.

xDSL Modem Power Supply

FPGA Core & I/O Supply

Use Scenario: Powers ADSL/VDSL line card with multiple voltage rails (e.g., 3.3V analog, 1.2V core, 2.5V I/O) from single wall adapter or PoE-derived 12V input.

IC Role / Device Role / Timing Role: Triple-output controller managing synchronized buck conversion for digital/analog domains and linear regulation for noise-sensitive analog sections.

Use Value: Out-of-phase PWMs reduce input ripple on shared 12V bus, minimizing conducted EMI into DSL line drivers and improving SNR.

Use Scenario: Supplies Xilinx Spartan or Intel Cyclone FPGA requiring tightly sequenced 1.2V core, 2.5V auxiliary, and 3.3V I/O rails during cold start and reconfiguration.

IC Role / Device Role / Timing Role: Dual PWM + linear controller delivering independent soft-start timing (SS1/SS2) and PGOOD coordination for safe FPGA configuration.

Use Value: Programmable soft-start capacitors enable precise voltage ramp ratios (e.g., 1.2V:3.3V = 0.364), ensuring core powers before I/O per FPGA spec.

Set-Top Box Mainboard

DSP-Based Telecom System

Use Scenario: Generates 1.8V processor core, 3.3V memory interface, and 5V USB/peripheral rails from 12V intermediate bus in cable/satellite STB.

IC Role / Device Role / Timing Role: High-efficiency triple controller replacing discrete regulators - handles dynamic load steps from video decode bursts and USB hot-plug events.

Use Value: Hiccup-mode overcurrent protection prevents latch-up during short-circuit faults on USB ports, enabling automatic recovery without system reset.

Use Scenario: Provides clean, low-noise 3.3V DSP core, 1.8V memory, and 2.5V codec rails in VoIP gateway or baseband processing unit.

IC Role / Device Role / Timing Role: Linear regulator (GATE3) supplies ultra-low-noise 2.5V to audio codec; PWMs deliver high-current DSP/memory rails.

Use Value: Separation of SGND and PGND plus dedicated linear controller minimizes switching noise coupling into sensitive analog audio paths.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple-output controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6443A	Successor with improved stability, tighter reference tolerance (±0.5%), and enhanced thermal performance - explicitly recommended for new designs.	Same pinout and function but optimized for higher efficiency and lower output voltage drift over temperature.	Select ISL6443A for new designs requiring longer product lifecycle support and tighter regulation specs.
TPS51220ARUKT	Dual 300kHz out-of-phase buck controller only (no linear regulator); includes integrated MOSFET drivers and VR-ready features like PROCHOT#.	Lacks third linear output - requires external LDO for low-noise rails; targets Intel mobile CPU VR applications rather than general-purpose multi-rail systems.	Choose TPS51220ARUKT only if system already uses external LDO and prioritizes CPU-specific VR compliance over flexibility.

Compared with ISL6443IR-TK, ISL6443A offers superior long-term availability and tighter voltage accuracy, while TPS51220ARUKT trades the linear regulator for enhanced CPU power management features - making ISL6443IR-TK uniquely suited for mixed-signal embedded systems needing three independent, sequenced rails.

Availability

ISL6443IR-TK is available at Aetrix Electronics and suitable for xDSL modems, FPGA power supplies, set-top boxes, telecom systems, and DSP-based infrastructure requiring stable component supply and legacy design continuity.

Supply support for ISL6443IR-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics acquired Intersil in 2017 and maintains full support for legacy Intersil power management ICs. Renesas is a global semiconductor leader focused on embedded solutions, analog, and power products.

The ISL6443IR-TK belongs to Intersil's high-performance multi-output DC/DC controller family, designed specifically for compact, cost-sensitive consumer and telecom equipment requiring efficient, sequenced, and protected multi-rail power delivery.

FAQ

What is the input voltage range supported by the ISL6443IR-TK?

The ISL6443IR-TK supports two input configurations: 5.6V to 24V when powered from VIN, or 4.5V to 5.6V when powered from the VCC_5V pin. In the latter case, VIN must be externally tied to VCC_5V to disable the internal LDO. The absolute maximum VIN rating is +27V, and VCC_5V must not exceed +7V. These ranges enable compatibility with wall adapters, battery packs, and intermediate bus architectures in ISL6443IR-TK-based designs.

How does the ISL6443IR-TK implement overcurrent protection without an external sense resistor?

The ISL6443IR-TK monitors the voltage drop across the lower MOSFET's r_DS(ON) via the ISEN1 and ISEN2 pins, eliminating the need for a discrete current-sense resistor. An external resistor from OCSET1/OCSET2 to ground sets the overcurrent threshold (e.g., 110 kΩ yields 64 µA). When the sensed voltage exceeds the threshold for two consecutive clock cycles, the IC enters hiccup mode - disabling gate drivers, initiating soft-start, and retrying until the fault clears. This method reduces power loss and board area in ISL6443IR-TK implementations.

Can the ISL6443IR-TK generate three independent power rails with different startup sequences?

Yes. The ISL6443IR-TK provides independent soft-start pins (SS1 and SS2) for each PWM output and relies on the linear regulator's inherent behavior for the third rail. By selecting different capacitor values on SS1 and SS2, designers can program distinct ramp times - for example, CSS1 = 0.01 µF and CSS2 = 0.027 µF achieves 1.2V:3.3V tracking. The linear output follows its own RC-limited rise, enabling full three-rail sequencing in ISL6443IR-TK applications such as FPGA or ASIC power systems.

What is the role of the PGOOD signal in the ISL6443IR-TK, and how is it asserted?

The PGOOD signal in the ISL6443IR-TK is an open-drain output that goes HIGH only when all enabled outputs meet regulation criteria and soft-start completes. Specifically: both PWM outputs must be within ±10% of their setpoints, the linear output must exceed 75% of its setpoint, and soft-start on active channels must finish. PGOOD remains LOW if either SD1 or SD2 is pulled LOW (disabling a PWM), or if regulation fails. This behavior enables robust system-level power sequencing and fault detection in ISL6443IR-TK designs.

Is the ISL6443IR-TK pin-compatible with newer alternatives like the ISL6443A?

Yes - the ISL6443IR-TK is pin-compatible with the ISL6443A, which is explicitly recommended by Renesas for new designs. Both share identical 28-lead QFN packaging, pin assignments, and functional block diagram. The ISL6443A improves reference voltage tolerance (±0.5% vs. ±1.0%), enhances thermal performance, and offers better loop stability margins. No PCB changes are required when upgrading from ISL6443IR-TK to ISL6443A, preserving layout integrity while improving long-term design robustness.

ISL6443IR-TK Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 28-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: Power Supplies

Current - Supply:: 50µA

Voltage - Supply:: 5.6V ~ 24V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-QFN (5x5)

ISL6443IR-TK FAQ

1.How can I place an order for ISL6443IR-TK through Aetrix?

Please submit a Request for Quotation (RFQ) for ISL6443IR-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISL6443IR-TK reliable?

The price and inventory of ISL6443IR-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6443IR-TK is usually 5 days.

3.What payment methods are accepted for ISL6443IR-TK?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6443IR-TK transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISL6443IR-TK?

ISL6443IR-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISL6443IR-TK order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISL6443IR-TK?

For technical support, including ISL6443IR-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6443IR-TK requirements.

6.How does Aetrix verify that ISL6443IR-TK is sourced from the original manufacturer or authorized distributors?

All ISL6443IR-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6443IR-TK meets industry standards.

7.What is the process for return or replacement of ISL6443IR-TK?

All ISL6443IR-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL6443IR-TK, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISL6443IR-TK part is unused and in its original packaging.

Return procedure for ISL6443IR-TK:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…