Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

Renesas ISL6537ACR-T

Name: ISL6537ACR-T
Brand: Renesas
SKU: ISL6537ACR-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISL6537ACR-T

Manufacturer:: Renesas

Category:: Power Management - Specialized

Package:: 28-VQFN Exposed Pad

Datasheet:: ISL6537ACR-T.pdf

Description:: IC REG/CTRLR ACPI DUAL DDR 28QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,155

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISL6537ACR-T from Renesas Electronics (formerly Intersil) is an ACPI-compliant dual-channel DDR/DDR2 memory power controller integrating five regulated outputs: synchronous buck PWM for VDDQ (0.8V–1.8V), 3A sink-source linear regulator for DDR VTT, PWM for GMCH core, LDO for CPU/GMCH VTT termination, and LDO for DAC. It delivers ±2% output regulation over temperature and supports S0/S1/S3 sleep-state transitions in ATX-based desktop and graphics systems.

For engineers reviewing the ISL6537ACR-T datasheet, ISL6537ACR-T pinout, ISL6537ACR-T application, or ISL6537ACR-T equivalent, key selection considerations include its 250kHz phase-shifted dual-PWM architecture, integrated adaptive shoot-through protection, VDDQ/2 buffered VREF_OUT, VIDPGD status signaling, and thermal shutdown at 140°C - all critical for DDR memory subsystem reliability and ACPI compliance.

Technical Context

The ISL6537ACR-T implements two independent 250kHz voltage-mode PWM controllers - one fully integrated (VDDQ) with UGATE/LGATE drivers and adaptive shoot-through protection, the other (GMCH core) requiring external MOSFET drivers via PWM4/DRIVE2/DRIVE3. Both use a shared 0.800V precision reference and support 180° phase shift to reduce input ripple.

It integrates four regulation loops: VDDQ buck (with OCSET-based overcurrent protection using r_DS(ON) sensing), DDR VTT linear (sink/source, ±3A, referenced to VDDQ/2), GMCH/CPU VTT LDO (monitored via FB2), and DAC LDO (monitored via FB3). Sleep-state sequencing is controlled by S3# and S5# inputs with glitch-free transitions and digital soft-start timing coordinated across all rails.

Key Specifications

Parameter	Value and Actual Design Meaning
Operating Temp Range	0°C to +70°C ambient - validated for commercial PC motherboard and graphics card environments
PWM Switching Frequency	220–280 kHz (typ. 250 kHz) - enables compact magnetics and predictable EMI filtering
VDDQ Output Range	Adjustable down to 0.8V via external resistor divider - supports DDR2-400 through DDR2-800 specifications
VTT Load Current	±3 A peak (30% duty cycle) - sufficient for up to 4-DIMM dual-channel DDR/DDR2 termination
Reference Voltage	0.800 V ±2% - serves as precision setpoint for all five regulated outputs
Soft-Start Interval	6.5–9.5 ms (typ. 8.2 ms) - ensures controlled rail ramp-up during S3→S0 transitions without inrush current faults
Thermal Shutdown	140°C (nominal) - disables all regulators until junction cools to ≤110°C, preventing silicon damage

Pinout & Package

ISL6537ACR-T is housed in a 28-lead 6×6 mm QFN package with exposed thermal pad (PKG DWG L28.6x6), RoHS-compliant Pb-free plus anneal finish.

Pin/Terminal	Circuit Role	Design Meaning
UGATE (26)	Upper MOSFET gate driver output	Provides high-current (±0.8A) PWM-controlled drive for N-channel high-side switch; monitored for adaptive shoot-through protection
LGATE (28)	Lower MOSFET gate driver output	Provides high-current (±0.8A) PWM-controlled drive for N-channel low-side switch; monitored for adaptive shoot-through protection
FB (15)	VDDQ feedback input	Negative input to error amplifier; sets VDDQ output voltage via external resistor divider; monitored for UV/OV protection
OCSET (22)	Overcurrent threshold programming	20 µA current source sets VDDQ overcurrent trip point using ROCSET and MOSFET r_DS(ON) - eliminates sense resistor
VREF_OUT (13)	Buffered VDDQ/2 reference output	2 mA capable buffer of precise VDDQ/2 voltage - used as reference for DDR VTT regulation and system-level VREF
VIDPGD (12)	VTT_GMCH/CPU power-good indicator	Open-drain logic output pulled low if VTT_GMCH/CPU is out-of-regulation in S0/S1/S2 - required for ACPI-compliant platform handshaking

Key Features

Feature	Design Value
ACPI-compliant S3/S4/S5 state control	Hardware-managed sequencing via S3# and S5# inputs with glitch-free transitions and POR-initiated soft-start reset
Dual-phase 250kHz PWM architecture	180° phase shift between VDDQ and GMCH core regulators reduces input capacitor RMS current and EMI
Integrated sink-source DDR VTT regulator	Delivers ±3A without negative supply or external op-amps - simplifies layout and improves transient response
VDDQ overcurrent protection	r_DS(ON)-based sensing eliminates current-sense resistor, preserving efficiency and reducing BOM cost
Adaptive shoot-through protection	Monitors UGATE/LGATE voltages in real time to prevent simultaneous conduction - no external timing components needed

Applications

Desktop Memory Power Systems	Graphics Card Memory Supplies
Use Scenario: Dual-channel DDR2 memory subsystem on ATX desktop motherboards requiring S3 suspend/resume and strict ACPI compliance. IC Role / Device Role / Timing Role: Central power controller managing VDDQ, DDR VTT, GMCH core, CPU VTT, and DAC rails with synchronized soft-start and fault isolation. Use Value: Eliminates need for discrete supervisors and multiple controllers - reduces board area by >40% versus discrete solution while guaranteeing <100ms S3→S0 wake time.	Use Scenario: High-density GPU memory modules where tight VDDQ/VTT tracking and low-noise termination are essential for signal integrity. IC Role / Device Role / Timing Role: Provides matched VDDQ and VTT rails with <±2% tolerance and <500ps skew between VREF_OUT and DDR_VTT - critical for DDR2-800 timing margins. Use Value: Buffered VREF_OUT ensures stable reference for memory PHYs; sink-source VTT handles bidirectional data-line currents without droop or overshoot.
ASIC Memory Interface Power	Embedded Processor I/O Supplies
Use Scenario: ASIC-based storage or networking platforms with DDR2 memory interfaces and strict power sequencing requirements. IC Role / Device Role / Timing Role: Generates and sequences five independent rails while monitoring VIDPGD for system-level power-good assertion before firmware execution. Use Value: Integrated fault counter and automatic hiccup-mode recovery enable unattended operation - reduces field failure rate in headless embedded systems.	Use Scenario: Industrial embedded PCs with long-lifecycle requirements and need for legacy DDR2 compatibility. IC Role / Device Role / Timing Role: Delivers stable, thermally robust power to memory and chipset I/O under variable ambient conditions (0°C to +70°C). Use Value: Thermal shutdown at 140°C and ±2% regulation over temperature ensure reliable operation in fanless enclosures without derating.

Desktop Memory Power Systems

Graphics Card Memory Supplies

Use Scenario: Dual-channel DDR2 memory subsystem on ATX desktop motherboards requiring S3 suspend/resume and strict ACPI compliance.

IC Role / Device Role / Timing Role: Central power controller managing VDDQ, DDR VTT, GMCH core, CPU VTT, and DAC rails with synchronized soft-start and fault isolation.

Use Value: Eliminates need for discrete supervisors and multiple controllers - reduces board area by >40% versus discrete solution while guaranteeing <100ms S3→S0 wake time.

Use Scenario: High-density GPU memory modules where tight VDDQ/VTT tracking and low-noise termination are essential for signal integrity.

IC Role / Device Role / Timing Role: Provides matched VDDQ and VTT rails with <±2% tolerance and <500ps skew between VREF_OUT and DDR_VTT - critical for DDR2-800 timing margins.

Use Value: Buffered VREF_OUT ensures stable reference for memory PHYs; sink-source VTT handles bidirectional data-line currents without droop or overshoot.

ASIC Memory Interface Power

Embedded Processor I/O Supplies

Use Scenario: ASIC-based storage or networking platforms with DDR2 memory interfaces and strict power sequencing requirements.

IC Role / Device Role / Timing Role: Generates and sequences five independent rails while monitoring VIDPGD for system-level power-good assertion before firmware execution.

Use Value: Integrated fault counter and automatic hiccup-mode recovery enable unattended operation - reduces field failure rate in headless embedded systems.

Use Scenario: Industrial embedded PCs with long-lifecycle requirements and need for legacy DDR2 compatibility.

IC Role / Device Role / Timing Role: Delivers stable, thermally robust power to memory and chipset I/O under variable ambient conditions (0°C to +70°C).

Use Value: Thermal shutdown at 140°C and ±2% regulation over temperature ensure reliable operation in fanless enclosures without derating.

Equivalent & Alternatives

The following parts are listed as comparable options for similar DDR memory power controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6537CRZ-T	Same die, Pb-free only (no anneal), identical electrical specs and pinout - RoHS-compliant variant without Pb-free plus anneal process	Valid for new designs requiring standard Pb-free reflow; not qualified for mixed SnPb/Pb-free assembly	Select when Pb-free-only compliance suffices and SnPb solder compatibility is not required
RT8802AGQW	Single-chip DDR3/DDR4 controller with integrated MOSFET drivers; lacks VDDQ/2 VREF_OUT buffer and VIDPGD open-drain output	Targets newer DDR3/DDR4 platforms; incompatible with DDR2-specific VTT tracking and ACPI S3 signaling	Choose only for DDR3+ designs; not a functional substitute for ISL6537ACR-T in DDR2 systems

Compared with ISL6537ACR-T, ISL6537CRZ-T offers identical functionality with simplified Pb-free qualification, while RT8802AGQW targets next-generation DDR standards but omits critical DDR2-specific features like buffered VDDQ/2 reference and VIDPGD - making neither a drop-in replacement for legacy DDR2 memory power design.

Availability

ISL6537ACR-T is available at Aetrix Electronics and suitable for desktop motherboards, graphics cards, ASIC memory interfaces, and embedded processor I/O supplies requiring stable component supply across multi-year production cycles.

Supply support for ISL6537ACR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics acquired Intersil in 2017 and maintains full technical and supply chain continuity for legacy Intersil power management ICs including the ISL6537A family.

The ISL6537A product line was designed specifically for ACPI-compliant dual-channel DDR/DDR2 memory power systems in commercial PCs and graphics cards - emphasizing integration, sleep-state fidelity, and thermal robustness.

FAQ

What is the primary function of the ISL6537ACR-T in a DDR memory system?

The ISL6537ACR-T serves as a complete ACPI-compliant power controller for dual-channel DDR/DDR2 memory systems. It generates and sequences five regulated voltages: VDDQ (via synchronous buck), DDR VTT (via integrated sink-source linear regulator), GMCH core (via external-driver PWM), CPU/GMCH VTT (via LDO), and DAC (via LDO). Its design ensures precise VDDQ/2 tracking, glitch-free S3/S5 transitions, and hardware-enforced fault protection - all within a single 28-pin QFN package.

Does the ISL6537ACR-T support DDR2-800 memory timing requirements?

Yes, the ISL6537ACR-T supports DDR2-800 timing requirements. Its VDDQ output is adjustable down to 0.8V with ±2% regulation over temperature, matching DDR2-800's nominal 1.8V VDDQ (±2%) and 0.9V VTT (±2%). The buffered VREF_OUT provides a stable, low-impedance VDDQ/2 reference for memory PHYs, and the 3A sink-source DDR VTT regulator handles bidirectional line currents without droop - ensuring setup/hold margin compliance at 400 MHz data rates.

How does the ISL6537ACR-T implement overcurrent protection without a sense resistor?

The ISL6537ACR-T implements VDDQ overcurrent protection using the upper MOSFET's r_DS(ON) as the current-sensing element. An internal 20 µA current source (IOCSET) flows through an external resistor (ROCSET), generating a reference voltage. When the voltage drop across the upper MOSFET exceeds this reference - indicating peak inductor current has reached I_PEAK = (IOCSET × ROCSET) / r_DS(ON) - the controller initiates hiccup-mode soft-start recovery. This eliminates the power loss and board space of a discrete sense resistor while maintaining accuracy across temperature.

What role does the VIDPGD pin play in system-level power management?

The VIDPGD pin on the ISL6537ACR-T is an open-drain logic output that signals the power-good status of the VTT_GMCH/CPU rail. It transitions high-impedance only when VTT_GMCH/CPU is within ±2% regulation in S0/S1/S2 states - providing a hardware handshake for the platform controller hub (PCH) or southbridge to confirm termination rail readiness before releasing reset. In all sleep states (S3/S4/S5), VIDPGD is forced low, enabling ACPI-compliant firmware coordination of memory subsystem power states.

Can the ISL6537ACR-T be used in DDR3 or DDR4 systems?

No, the ISL6537ACR-T is not suitable for DDR3 or DDR4 systems. It was specifically architected for DDR/DDR2 memory power requirements - including VDDQ/2 tracking, S3-compatible VTT floating behavior, and VIDPGD signaling aligned with Intel's DDR2-era ACPI specifications. DDR3/DDR4 require different VDDQ ranges (1.5V/1.35V), tighter VTT tolerances (±1%), and distinct termination architectures (e.g., ODT). Using ISL6537ACR-T in DDR3/DDR4 designs would violate JEDEC timing margins and lack required feature support.

ISL6537ACR-T Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 28-VQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: Memory, DDR/DDR2 Regulator

Current - Supply:: 7mA

Voltage - Supply:: -

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-QFN (6x6)

ISL6537ACR-T FAQ

1.How can I place an order for ISL6537ACR-T through Aetrix?

Please submit a Request for Quotation (RFQ) for ISL6537ACR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISL6537ACR-T reliable?

The price and inventory of ISL6537ACR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6537ACR-T is usually 5 days.

3.What payment methods are accepted for ISL6537ACR-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6537ACR-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISL6537ACR-T?

ISL6537ACR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISL6537ACR-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISL6537ACR-T?

For technical support, including ISL6537ACR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6537ACR-T requirements.

6.How does Aetrix verify that ISL6537ACR-T is sourced from the original manufacturer or authorized distributors?

All ISL6537ACR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6537ACR-T meets industry standards.

7.What is the process for return or replacement of ISL6537ACR-T?

All ISL6537ACR-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6537ACR-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISL6537ACR-T part is unused and in its original packaging.

Return procedure for ISL6537ACR-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…