Renesas ISL89165FRTAZ
- Part No.:
- ISL89165FRTAZ
- Manufacturer:
- Renesas
- Category:
- Gate Drivers
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
ISL89165FRTAZ.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:21,115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL89165FRTAZ from Renesas Electronics is a high-speed, dual-channel 6A peak MOSFET driver with independent enable inputs (ENA/ENB) and complementary logic configuration (inverting INB + non-inverting INA). It delivers 20ns rise/fall times into 10nF loads, supports precision RC-based dead-time control via 3.3V CMOS input thresholds, and features <1Ω typical output ON-resistance for synchronous rectifier gate drive in isolated DC/DC converters.
For engineers reviewing the ISL89165FRTAZ datasheet, ISL89165FRTAZ pinout, ISL89165FRTAZ application, or ISL89165FRTAZ equivalent, key selection criteria include its 3.3V logic threshold option, TDFN-8 (3×3 mm) thermal performance (θJC = 3°C/W), UVLO release at ~3.3V, and complementary input architecture enabling asymmetric timing control in SR and half-bridge topologies.
Technical Context
The ISL89165FRTAZ implements separate non-overlapping CMOS output stages to eliminate shoot-through current, with internal 10kΩ pull-downs below 1V VDD and active-low outputs between ~1V and UVLO (~3.3V). Its precision 37%/63% input thresholds (for 3.3V logic) enable accurate external RC delay networks for dead-time tuning and SR turn-on sequencing relative to primary-side FETs.
Startup behavior includes a 400µs delay after UVLO crossing before logic inputs take effect, while Miller plateau drive currents (±6A peak) and low rDS(ON) ensure robust gate charging/discharging of power MOSFETs up to 16V VDD. The complementary input structure (INA non-inverting, INB inverting) prevents output paralleling but enables independent channel control for asymmetrical switching schemes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Output Current | ±6A - sufficient to rapidly charge/discharge high-Qg MOSFET gates in high-frequency SMPS |
| Rise/Fall Time | 20ns @ 10nF - enables clean switching at >10MHz effective edge rates in hard-switched topologies |
| Input Logic Threshold | 1.22V / 2.08V (37%/63% of 3.3V) - enables precise RC time delays without calibration for dead-time control |
| UVLO Threshold | ~3.3V with hysteresis - ensures reliable startup only after stable VDD rail establishment |
| Output ON-Resistance | <1Ω - minimizes conduction loss during Miller plateau region, improving gate drive efficiency |
| Thermal Resistance θJC | 3°C/W - allows >33W max dissipation with proper EPAD grounding, critical for high-duty-cycle SR operation |
| Propagation Matching | <1ns - guarantees tight timing alignment between channels for accurate phase control |
Pinout & Package
ISL89165FRTAZ uses an 8-lead 3×3 mm TDFN package with exposed thermal pad (EPAD) requiring PCB ground plane connection for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (ENA) | Channel A Enable Input | Active-high logic input; must be high for INA to control OUTA; interchangeable with INA per datasheet |
| 2 (INA) | Channel A Non-inverting Input | Directly controls OUTA polarity; rising edge on INA produces rising edge on OUTA |
| 3 (GND) | Power Ground Reference | Primary return path for output sink current and bias circuits; connects to EPAD |
| 4 (INB) | Channel B Inverting Input | Controls OUTB with inverted polarity; falling edge on INB produces rising edge on OUTB |
| 5 (OUTB) | Channel B Output Driver | 6A peak source/sink CMOS output; drives gate of high-side or low-side MOSFET |
| 6 (VDD) | Power Supply Input | 4.5–16V supply; powers internal bias and output stages; UVLO active below ~3.3V |
| 7 (OUTA) | Channel A Output Driver | 6A peak source/sink CMOS output; complements OUTB for half-bridge or SR pair drive |
| 8 (ENB) | Channel B Enable Input | Active-high logic input; must be high for INB to control OUTB; interchangeable with INB |
| EPAD | Thermal & Electrical Ground | Exposed copper pad under package; must be soldered to large PCB ground plane for θJC = 3°C/W |
Key Features
| Feature | Design Value |
|---|---|
| Complementary Input Architecture | INA non-inverting + INB inverting enables independent timing control for asymmetric SR or half-bridge gate drive |
| Precision 3.3V Logic Thresholds | 1.22V/2.08V thresholds allow sub-1% RC delay accuracy without trimming, critical for adaptive dead-time systems |
| Integrated Startup Sequencing | Three-stage VDD ramp handling (pull-down → active-low → logic-enabled) prevents gate glitches during power-up/down |
| Miller Plateau Drive Capability | ±6A peak current at VMILLER = 2–5V ensures fast transition through MOSFET linear region, reducing switching losses |
| Low Thermal Impedance | θJC = 3°C/W enables >30W continuous power dissipation with minimal junction temperature rise in compact layouts |
Applications
| Synchronous Rectifier (SR) Driver | Isolated DC/DC Converter |
|---|---|
Use Scenario: Driving secondary-side MOSFETs in LLC or forward converters to replace diodes and improve efficiency at light loads. IC Role / Device Role / Timing Role: Dual-channel gate driver with complementary inputs synchronizes SR turn-on with primary-side FET zero-voltage switching, using precision RC delays to avoid cross-conduction. Use Value: Enables >3% efficiency gain over Schottky diodes at 12V/50A output by eliminating forward voltage drop and supporting adaptive dead-time control. | Use Scenario: Providing isolated, self-biased gate drive for secondary-side synchronous rectifiers in telecom and server PSUs. IC Role / Device Role / Timing Role: Receives isolated PWM signals, conditions timing via ENA/ENB enables, and delivers high-current gate pulses with matched propagation to minimize transformer circulating currents. Use Value: Eliminates need for auxiliary bias windings or optocouplers by supporting primary-to-secondary self-biasing with integrated UVLO and glitch-free startup. |
| Motor Drive Half-Bridge | Class D Audio Amplifier |
Use Scenario: Driving high-side/low-side N-channel MOSFETs in BLDC motor inverters where bootstrap gate drive is impractical. IC Role / Device Role / Timing Role: Complementary input configuration (INA/NINV + INB/INV) generates non-overlapping gate signals for high-side and low-side FETs without external logic. Use Value: Reduces external component count by 30% compared to discrete AND-gate + inverter solutions while guaranteeing <1ns channel matching to prevent shoot-through. | Use Scenario: Gate driving output MOSFETs in high-fidelity Class D amplifiers requiring ultra-low EMI and precise edge control. IC Role / Device Role / Timing Role: Delivers 20ns edges into capacitive loads to minimize switching noise, with enable inputs allowing mute functionality during power-up sequences. Use Value: Achieves THD+N <0.005% at 1kHz by eliminating gate drive jitter and ensuring symmetrical rise/fall characteristics across audio bandwidth. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6752IRZ | Single-channel, 4A peak, integrated bootstrap diode; no enable inputs; requires external timing components for dead-time | Designed for primary-side ZVS control in resonant converters; lacks complementary inputs for SR timing flexibility | Select ISL6752IRZ only when primary-side gate drive with ZVS support is required and secondary-side SR timing is handled externally |
| UCC27524ADR | Dual non-inverting 5A driver; no enable pins; 3.3V/5V logic compatible; 13ns rise time; SOIC-8 package | Optimized for high-speed digital logic interfacing; lacks precision thresholds for RC delay and UVLO hysteresis for SR sequencing | Choose UCC27524ADR for general-purpose gate drive where timing precision and enable control are not required |
Compared with ISL6752IRZ and UCC27524ADR, the ISL89165FRTAZ uniquely combines complementary inputs, 3.3V precision thresholds, and enable functionality-making it the only option among the three qualified for adaptive dead-time-controlled synchronous rectification in isolated DC/DC converters.
Availability
ISL89165FRTAZ is available at Aetrix Electronics and suitable for synchronous rectifier drivers, isolated DC/DC converters, and motor drive half-bridges requiring stable component supply, RoHS-compliant packaging, and guaranteed long-term industrial temperature range (-40°C to +125°C) operation.
Supply support for ISL89165FRTAZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and datacenter applications.
The ISL89165FRTAZ belongs to Renesas' high-speed power MOSFET driver product line, engineered specifically for precision-timed synchronous rectification and isolated power conversion where timing accuracy, thermal robustness, and glitch-free startup are critical.
FAQ
What is the logic configuration of ISL89165FRTAZ inputs?
The ISL89165FRTAZ features a complementary input architecture: INA is non-inverting and INB is inverting, while both ENA and ENB are active-high enables. This allows independent control of OUTA (direct logic) and OUTB (inverted logic), enabling asymmetric timing for dead-time optimization in synchronous rectifier applications. The ISL89165FRTAZ datasheet confirms this configuration in Table 1 and Figure 3.
Does ISL89165FRTAZ support output paralleling to increase drive current?
No, ISL89165FRTAZ does not support output paralleling. Unlike the ISL89163/ISL89164, its complementary input structure (INA non-inverting, INB inverting) prevents safe paralleling of OUTA and OUTB. Attempting to parallel outputs would cause conflicting logic states and potential shoot-through. The ISL89165FRTAZ datasheet explicitly states this limitation in Section 5.2.
What is the UVLO threshold and hysteresis for ISL89165FRTAZ?
The ISL89165FRTAZ has an undervoltage lockout (UVLO) threshold of approximately 3.3V for Option A (3.3V logic), with ~25mV hysteresis. Below ~3.3V, outputs are actively driven low; above the threshold, a 400µs delay occurs before logic inputs take effect. This behavior ensures glitch-free startup and is confirmed in Section 2.4.1 and Figure 10 of the ISL89165FRTAZ datasheet.
Can ISL89165FRTAZ drive both high-side and low-side N-channel MOSFETs in a half-bridge?
Yes, ISL89165FRTAZ can drive both high-side and low-side N-channel MOSFETs in a half-bridge configuration. Its dual 6A outputs, complementary inputs, and non-overlapping drive architecture prevent shoot-through. However, high-side drive requires a floating supply (e.g., bootstrap or isolated bias), as ISL89165FRTAZ does not integrate level-shifting circuitry. This capability is validated in typical application circuits in Section 5.4 of the ISL89165FRTAZ datasheet.
What package type and thermal specifications apply to ISL89165FRTAZ?
ISL89165FRTAZ uses an 8-lead 3×3 mm TDFN package with exposed thermal pad (EPAD), RoHS-compliant and moisture-sensitive level 2a. Its thermal resistance is θJC = 3°C/W (junction-to-case) and θJA = 44°C/W (junction-to-ambient, free air). Proper EPAD soldering to a PCB ground plane is mandatory to achieve rated thermal performance, as specified in Section 2.2 and Package Outline Drawings of the ISL89165FRTAZ datasheet.
ISL89165FRTAZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 16V
- Logic Voltage - VIL, VIH:
- 1.22V, 2.08V
- Current - Peak Output (Source, Sink):
- 6A, 6A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 20ns, 20ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
ISL89165FRTAZ FAQ
1.How can I place an order for ISL89165FRTAZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL89165FRTAZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL89165FRTAZ reliable?
The price and inventory of ISL89165FRTAZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL89165FRTAZ is usually 5 days.
3.What payment methods are accepted for ISL89165FRTAZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL89165FRTAZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL89165FRTAZ?
ISL89165FRTAZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL89165FRTAZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL89165FRTAZ?
For technical support, including ISL89165FRTAZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL89165FRTAZ requirements.
6.How does Aetrix verify that ISL89165FRTAZ is sourced from the original manufacturer or authorized distributors?
All ISL89165FRTAZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL89165FRTAZ meets industry standards.
7.What is the process for return or replacement of ISL89165FRTAZ?
All ISL89165FRTAZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL89165FRTAZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL89165FRTAZ part is unused and in its original packaging.
Return procedure for ISL89165FRTAZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL89165FRTAZ Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
