Renesas ISL97645IRZ-TK
- Part No.:
- ISL97645IRZ-TK
- Manufacturer:
- Renesas
- Category:
- Power Management - Specialized
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
ISL97645IRZ-TK.pdf
- Description:
- IC REG BOOST VON VCOM 24-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL97645IRZ-TK from Intersil (now Renesas) is a highly integrated TFT-LCD power management IC for monitor and notebook displays up to 20", combining a 2.6A boost converter (7–20V AVDD), VON slice circuit (up to 30V gate control), high-speed VCOM amplifier (30MHz BW, 50V/µs slew), and supply-monitor-generated RESET. It delivers 400mA peak VCOM drive and supports dual switching frequencies (600kHz/1.2MHz) for optimized efficiency or compact layout.
For engineers reviewing the ISL97645IRZ-TK datasheet, ISL97645IRZ-TK pinout, ISL97645IRZ-TK application, or ISL97645IRZ-TK equivalent, this page provides verified technical context, validated pin functions, real-world timing and drive specifications, and confirmed alternative options for LCD panel power architecture design.
Technical Context
The ISL97645IRZ-TK implements a current-mode PWM boost regulator with internal 2.6A MOSFET, user-selectable 600kHz or 1.2MHz switching frequency, and programmable soft-start via external capacitor on SS pin. Its VCOM amplifier operates with 30MHz bandwidth and 50V/µs slew rate to maintain stable common voltage under fast pixel charging transients.
The integrated Gate Pulse Modulator (GPM) functions as a three-state switch (GND/VDD1/VGH) for VGH_M output, controlled by VDPM enable and VFLK logic inputs, with external RC components setting delay (CE) and slew rate (RE). The supply monitor uses VDIV threshold detection (1.05V/1.18V) and CD2-based rising-edge delay to generate open-drain RESET.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 5.5V - supports standard 3.3V/5V system rails without pre-regulation. |
| AVDD Output Range | 7V to 20V - programmable via feedback divider for column driver bias in 15"+ LCD monitors. |
| VCOM Slew Rate | 50V/µs - enables rapid settling of VCOM voltage during line-rate polarity inversion. |
| VCOM Bandwidth | 30MHz - ensures minimal phase lag and distortion across full display refresh cycles. |
| GPM High-Voltage Capability | Up to 30V on VGH pin - drives gate drivers in large-panel TFT backplanes. |
| Boost Switch Current Limit | 2.6A peak - sustains >500mA AVDD load at 12V output with typical 10µH inductor. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and commercial display environments. |
| Package | 24-lead 4×4 mm QFN (L24.4x4D) - exposes thermal pad for efficient heat dissipation in space-constrained designs. |
Pinout & Package
ISL97645IRZ-TK is housed in a 24-lead, 4mm × 4mm, 0.5mm pitch Pb-free QFN package (PKG DWG # L24.4x4D) with exposed thermal pad. The package supports reflow per JEDEC J-STD-020 MSL3 and provides θJA = 39°C/W and θJC = 2.5°C/W for effective thermal management in display power applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GND | Signal ground reference | Low-impedance return path for analog blocks; must be isolated from PGND except at single-point tie. |
| 2 VGH_M | GPM output terminal | Three-state switched output (GND/VDD1/VGH); drives gate driver high-side modulation node. |
| 3 VFLK | GPM logic control input | Digital signal determining VGH_M state transition timing and direction (high→low or low→high). |
| 4 VDPM | GPM enable input | Capacitor-charged enable with 20µA current source; sets power-on delay before GPM activation. |
| 5 VDD1 | GPM low-voltage supply | Reference rail (3V to VGH−2V) for GPM internal amplifier; minimal current draw (<2µA). |
| 6 VDD2 | VCOM amplifier supply | Primary supply for VCOM buffer (4.5–20V); decoupling critical for noise-sensitive analog performance. |
| 7 OUT | VCOM amplifier output | High-current output capable of ±400mA peaks; directly connects to LCD panel VCOM electrode. |
| 8 NEG | VCOM inverting input | Inverting feedback node; connected to precision VCOM reference voltage for closed-loop regulation. |
| 9 POS | VCOM non-inverting input | Non-inverting input tied to stable DC reference (e.g., DAC or resistor divider) for offset control. |
| 10 AGND | VCOM analog ground | Dedicated ground for VCOM amplifier; must be routed separately from PGND and tied only at thermal pad. |
| 11 CD2 | RESET rising-edge delay | Capacitor connection point; 10µA charge current sets RESET assertion delay (tdelay = 121.5k·CD2). |
| 12 VDIV | Supply monitor threshold input | Resistive divider midpoint; triggers RESET when voltage falls below 1.05V (falling) or rises above 1.18V (rising). |
| 13 RESET | Open-drain reset output | Active-low signal indicating undervoltage condition; 750Ω internal pull-down when asserted. |
| 14 SS | Boost soft-start control | Capacitor node charged by 2.75µA current; controls ramp-up time of current limit and AVDD voltage. |
| 15 COMP | Boost compensation node | Connect RC network (e.g., 10kΩ + 4.7nF) to stabilize loop response and suppress transient overshoot. |
| 16 FREQ | Switching frequency select | GND = 600kHz (lower loss); VIN2 = 1.2MHz (smaller inductor/capacitor footprint). |
| 17 VIN2 | Boost power input | Main input for boost stage; accepts same 2.7–5.5V range as VIN; requires local 22µF ceramic bypass. |
| 18 LX | Boost switch node | High dv/dt switching node; must be routed short and wide to minimize EMI and parasitic ringing. |
| 19 ENABLE | Global chip enable | Logic-high (>2.2V) enables all functions; logic-low disables with <3.5µA quiescent current. |
| 20 FB | Boost feedback input | Monitors AVDD via resistive divider; 1.21V nominal reference sets output voltage (VOUT = 1.21·(R1/R2+1)). |
| 21 PGND | Boost power ground | High-current return for boost inductor and diode; separate from AGND/GND to avoid noise coupling. |
| 22 RE | GPM slew rate control | Resistor-to-ground sets falling-edge slew rate of VGH_M (Islew ≈ 300/(RE+5kΩ)). |
| 23 CE | GPM delay control | Capacitor-to-ground sets VFLK→VGH_M falling delay (tDEL ≈ 1.9µs with 470pF + 33kΩ). |
| 24 VGH | GPM high-voltage input | High-side gate driver supply (7–30V); powers internal switch driving VGH_M to VGH potential. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated triple-function architecture | Combines boost regulator, VON slice, and VCOM amplifier in one 4×4 mm QFN-reduces BOM count and PCB area vs. discrete solutions. |
| User-programmable switching frequency | Select 600kHz for higher efficiency or 1.2MHz for smaller magnetics and capacitors-enables optimization for thermal or size constraints. |
| VCOM drive capability | 400mA peak / 100mA continuous output current with 30MHz bandwidth-supports large-area panels requiring fast VCOM settling. |
| Programmable GPM timing and slew | External CE and RE components allow precise tuning of gate pulse delay and fall time-critical for minimizing crosstalk and flicker. |
| Robust fault protection | Includes UVLO (2.35V typ), overtemperature shutdown (140°C trip), and overcurrent limiting-ensures reliable operation during abnormal conditions. |
| Supply monitor with configurable delay | VDIV threshold detection + CD2-based timing generates clean RESET signal-prevents display malfunction during brown-out events. |
Applications
| Large-Screen LCD Monitors | Notebook Display Power |
|---|---|
|
Use Scenario: 19"–20" desktop LCD monitor requiring stable AVDD, VCOM, and gate timing signals. IC Role / Device Role / Timing Role: Primary power management IC generating AVDD (12–18V), regulating VCOM (±1V accuracy), and modulating VGH pulses for gate driver control. Use Value: Single-chip integration eliminates need for 3–4 discrete regulators and amplifiers, reducing layout complexity and improving system-level timing alignment. |
Use Scenario: 15.6" notebook display subsystem with tight thermal and space constraints. IC Role / Device Role / Timing Role: Delivers regulated AVDD, high-slew VCOM buffer, and synchronized gate pulse modulation-all from a 4×4 mm footprint. Use Value: 50V/µs VCOM slew rate and 30MHz bandwidth prevent image smearing during fast video playback; 1.2MHz option shrinks inductor size by ~2×. |
| TFT-LCD Panel Reference Design | Industrial HMI Display |
|
Use Scenario: Evaluation platform for TFT-LCD timing controller (TCON) interface validation. IC Role / Device Role / Timing Role: Provides fully characterized AVDD, VCOM, and VGH_M outputs synchronized to TCON's VSYNC/HSYNC signals. Use Value: Programmable VDPM delay and CE/RE timing components enable precise matching to panel-specific gate-on/gate-off timing requirements. |
Use Scenario: Ruggedized human-machine interface display operating in −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Supplies robust VCOM bias and gate modulation under wide temperature and input voltage variation (2.7–5.5V). Use Value: Guaranteed −40°C to +85°C operation with 1.21V ±10mV FB reference and 30MHz VCOM bandwidth maintains contrast stability across temperature extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD panel power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL97646AIRZ | Higher VCOM output current (600mA peak vs. 400mA), identical pinout and feature set; adds VGL generation. | Supports larger panels requiring >400mA VCOM drive or dual-polarity gate bias (VGH/VGL). | Select ISL97646AIRZ when panel VCOM load exceeds 400mA peak or VGL generation is required alongside VGH/VON. |
| TPS65150RGER | TI device with 3.5A boost, 500mA VCOM, but no integrated GPM; requires external gate driver control logic. | Targets high-reliability industrial displays where discrete gate control offers greater flexibility than integrated GPM. | Choose TPS65150RGER if system-level timing control demands independent gate pulse sequencing not achievable with ISL97645IRZ-TK's fixed GPM logic. |
Compared with ISL97645IRZ-TK, ISL97646AIRZ extends VCOM drive and adds VGL generation in the same footprint, while TPS65150RGER trades integrated GPM for higher boost current and external gate control flexibility-making each suitable for distinct panel scalability or timing architecture needs.
Availability
ISL97645IRZ-TK is available at Aetrix Electronics and suitable for LCD monitor power supplies, notebook display subsystems, and industrial HMI panel designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL97645IRZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (acquired by Renesas Electronics in 2017) is a U.S.-based semiconductor company specializing in precision analog and power management ICs for computing, consumer, and industrial markets.
The ISL97645IRZ-TK belongs to Intersil's LCD panel power management product line, designed specifically to consolidate AVDD generation, VCOM buffering, and gate pulse modulation into a single IC for cost- and space-constrained TFT-LCD applications.
FAQ
What is the maximum VGH voltage supported by the ISL97645IRZ-TK?
The ISL97645IRZ-TK supports VGH input voltages up to 30V, as specified in the Absolute Maximum Ratings table. This allows direct interfacing with high-voltage gate drivers used in 15"+ LCD panels. Operation above 25V requires careful thermal design due to increased power dissipation in the internal VGH_M switch, and the VGH_M output remains functional only when VGH exceeds 2.5V per the GPM status table.
How does the ISL97645IRZ-TK generate the RESET signal?
The ISL97645IRZ-TK generates RESET using an internal supply monitor that compares the voltage on the VDIV pin against thresholds of 1.05V (falling) and 1.18V (rising). When VDIV drops below 1.05V, RESET asserts low immediately; when VDIV rises above 1.18V, a 10µA current charges CD2, and RESET releases only after CD2 reaches 1.215V-introducing a programmable delay (tdelay = 121.5k·CD2).
Can the ISL97645IRZ-TK operate with a 1.2MHz switching frequency?
Yes, the ISL97645IRZ-TK supports 1.2MHz operation by connecting the FREQ pin to VIN2. At this frequency, peak efficiency remains ≥90% (per Figure 1), enabling use of smaller inductors (e.g., 3.3µH) and output capacitors-ideal for ultra-thin notebook displays where board space is constrained. Line and load regulation performance is maintained across both 600kHz and 1.2MHz modes.
What is the purpose of the CE and RE pins on the ISL97645IRZ-TK?
CE (pin 23) and RE (pin 22) configure the Gate Pulse Modulator's timing behavior: CE sets the delay between VFLK falling edge and VGH_M transition to VDD1 (via external capacitor), while RE sets the falling slew rate of VGH_M (via external resistor to GND). These pins enable precise tuning of gate pulse shape to minimize display crosstalk and flicker-critical for high-resolution panels.
Does the ISL97645IRZ-TK include overtemperature protection?
Yes, the ISL97645IRZ-TK includes thermal shutdown protection with a rising-edge trip point of 140°C and hysteresis down to 100°C. When junction temperature exceeds 140°C, the device disables all regulators and amplifiers until temperature falls below 100°C, then automatically resumes operation. This protects against sustained overload or poor heatsinking in enclosed display enclosures.
ISL97645IRZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- LCD Monitor, Notebook Display
- Current - Supply:
- 1mA
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
ISL97645IRZ-TK FAQ
1.How can I place an order for ISL97645IRZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL97645IRZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL97645IRZ-TK reliable?
The price and inventory of ISL97645IRZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL97645IRZ-TK is usually 5 days.
3.What payment methods are accepted for ISL97645IRZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL97645IRZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL97645IRZ-TK?
ISL97645IRZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL97645IRZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL97645IRZ-TK?
For technical support, including ISL97645IRZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL97645IRZ-TK requirements.
6.How does Aetrix verify that ISL97645IRZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL97645IRZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL97645IRZ-TK meets industry standards.
7.What is the process for return or replacement of ISL97645IRZ-TK?
All ISL97645IRZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL97645IRZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL97645IRZ-TK part is unused and in its original packaging.
Return procedure for ISL97645IRZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL97645IRZ-TK Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

