Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

Renesas ISL97649AIRZ

Name: ISL97649AIRZ
Brand: Renesas
SKU: ISL97649AIRZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISL97649AIRZ

Manufacturer:: Renesas

Category:: Power Management - Specialized

Package:: 28-VFQFN Exposed Pad

Datasheet:: ISL97649AIRZ.pdf

Description:: IC POWER MANAGEMENT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,642

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISL97649AIRZ from Renesas (formerly Intersil) is an integrated power management IC (PMIC) for TFT-LCD panels in notebooks, tablets, and monitors. It integrates an AVDD boost converter (1.5A/0.18Ω FET, 600/1200kHz), VLOGIC LDO (350mA), gate pulse modulator (up to 30V output), supply monitor with RESET, and a digitally controlled VCOM amplifier with I²C interface and 8-bit EEPROM storage.

For engineers reviewing the ISL97649AIRZ datasheet, ISL97649AIRZ pinout, ISL97649AIRZ application, or ISL97649AIRZ equivalent, this page delivers verified technical context, exact pin functions, real-world timing and voltage specifications, and validated alternative options for LCD power sequencing and VCOM calibration designs.

Technical Context

The ISL97649AIRZ implements a current-mode PWM boost controller with selectable 600 kHz or 1.2 MHz switching, soft-start via external capacitor, and internal slope compensation. Its gate pulse modulator uses CE and RE pins to set delay and slew rate independently, while VDPM enables programmable startup timing for gate driver ICs.

VCOM calibration is performed by an integrated rail-to-rail output amplifier driven by an 8-bit DCP with nonvolatile wiper position storage; the I²C interface (address 0x50) supports read/write of DCP settings and initial VCOM offset, with 1,000-cycle endurance and 88,000-hour retention at +25°C.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.5 V to 5.5 V - supports single-cell Li-ion or 3.3 V/5 V system rails without external regulation.
AVDD Boost Output	Programmable up to 18 V - generated via 1.5 A/0.18 Ω integrated FET and external inductor/capacitor network.
VLOGIC LDO Output	Adjustable 1.2 V to 5.0 V - set via external resistor divider on ADJ pin; delivers 350 mA with 300 mV dropout at full load.
VCOM Amplifier BW	20 MHz - enables fast settling for dynamic VCOM correction during panel refresh cycles.
I²C Interface	Standard-mode (400 kHz), address 0x50 - provides nonvolatile DCP wiper control and VCOM offset programming with EEPROM recall on power-up.
Operating Temperature	–40 °C to +85 °C - qualified for industrial and commercial display applications including portable computing.
Protection Features	UVLO, OVP (15.5 V AVDD shutdown), OCP, OTP, and supply monitoring - ensures robust fault response without external supervision circuitry.

Pinout & Package

ISL97649AIRZ is housed in a 28-lead, 4 mm × 5 mm, 0.5 mm pitch QFN package with exposed thermal pad (Pb-free, RoHS compliant). Pin numbering follows top-view orientation with Pin 1 at top-left corner.

Pin/Terminal	Circuit Role	Design Meaning
EN	Enable control input	Active-high logic input; must exceed 1.75 V to activate all channels beyond VLOGIC LDO.
FREQ	Boost switching frequency select	Pull to GND for 600 kHz; pull to VIN for 1.2 MHz - directly configures inductor size and light-load efficiency trade-off.
CE, RE, VDPM	GPM timing control inputs	Capacitor- or resistor-based delay/slew configuration for gate driver enable timing and edge shaping.
SCL/SDA	I²C serial interface	Standard bidirectional bus pins (400 kHz max); support DCP register access and VCOM calibration data storage.
POS/NEG/VOUT	VCOM amplifier terminals	Differential input pair and rail-to-rail output; drives panel common electrode with 75 mA sink/source capability.
RSET	DCP resolution adjustment	Connects external resistor to set DCP step resolution - determines VCOM fine-tuning granularity.

Key Features

Feature	Design Value
Integrated TFT-LCD power stack	Single-chip solution for AVDD, VLOGIC, VON/VOFF charge pumps, gate pulse modulation, and VCOM calibration - eliminates 5+ discrete regulators and timing ICs.
Programmable VCOM DCP	8-bit nonvolatile memory stores last wiper setting; recalled automatically at power-on - enables factory-trimmed VCOM offset without host MCU intervention.
Configurable gate driver timing	Independent CE (delay), RE (slew), and VDPM (enable delay) pins allow precise alignment of gate pulses with source driver timing - critical for flicker suppression.
Supply monitor with RESET	Dedicated voltage detector (VDIV threshold ~1.22 V) generates clean, debounced RESET signal during brown-out - ensures reliable TCON initialization.
Thermal and fault protection	Integrated OTP shutdown at 153 °C, AVDD OVP at 15.5 V, and cycle-by-cycle current limiting - prevents latch-up and catastrophic failure under overload.

Applications

Notebook LCD Power Sequencing	Tablet PC VCOM Calibration
Use Scenario: Sequencing AVDD, VLOGIC, VON, VOFF, and gate driver enable signals in strict order during boot and sleep transitions. IC Role / Device Role / Timing Role: Central PMIC managing all analog and logic supplies plus gate pulse timing for 10–17″ notebook displays. Use Value: Eliminates external sequencer IC and reduces BOM count by integrating boost, LDO, charge pumps, and modulator into one 4×5 mm QFN.	Use Scenario: Compensating panel-specific VCOM drift across temperature and aging using factory-programmed DCP settings stored in EEPROM. IC Role / Device Role / Timing Role: VCOM amplifier with digital potentiometer and I²C interface serving as closed-loop DC bias calibrator. Use Value: Enables ±2 mV VCOM offset tuning with 8-bit resolution and automatic recall - improves image uniformity without runtime host CPU overhead.
Monitor Display Power Management	TFT-LCD Gate Pulse Synchronization
Use Scenario: Providing stable, low-noise AVDD (8–15 V) and VLOGIC (1.8–3.3 V) for desktop monitors with HDMI/DP interfaces. IC Role / Device Role / Timing Role: Dual-output power controller delivering regulated analog and digital rails with independent soft-start and fault reporting. Use Value: Achieves >91% AVDD boost efficiency at 100 mA load and <0.2% load regulation - minimizes thermal stress in enclosed monitor chassis.	Use Scenario: Driving gate driver ICs (e.g., GOA circuits) with precisely timed high-voltage pulses synchronized to TCON frame timing. IC Role / Device Role / Timing Role: Gate pulse modulator generating VGHM output with user-configurable rise/fall slew and startup delay. Use Value: Reduces gate line ringing and crosstalk via RE-set slew control and CE-set delay - critical for high-resolution (FHD+/UHD) static image stability.

Notebook LCD Power Sequencing

Tablet PC VCOM Calibration

Use Scenario: Sequencing AVDD, VLOGIC, VON, VOFF, and gate driver enable signals in strict order during boot and sleep transitions.

IC Role / Device Role / Timing Role: Central PMIC managing all analog and logic supplies plus gate pulse timing for 10–17″ notebook displays.

Use Value: Eliminates external sequencer IC and reduces BOM count by integrating boost, LDO, charge pumps, and modulator into one 4×5 mm QFN.

Use Scenario: Compensating panel-specific VCOM drift across temperature and aging using factory-programmed DCP settings stored in EEPROM.

IC Role / Device Role / Timing Role: VCOM amplifier with digital potentiometer and I²C interface serving as closed-loop DC bias calibrator.

Use Value: Enables ±2 mV VCOM offset tuning with 8-bit resolution and automatic recall - improves image uniformity without runtime host CPU overhead.

Monitor Display Power Management

TFT-LCD Gate Pulse Synchronization

Use Scenario: Providing stable, low-noise AVDD (8–15 V) and VLOGIC (1.8–3.3 V) for desktop monitors with HDMI/DP interfaces.

IC Role / Device Role / Timing Role: Dual-output power controller delivering regulated analog and digital rails with independent soft-start and fault reporting.

Use Value: Achieves >91% AVDD boost efficiency at 100 mA load and <0.2% load regulation - minimizes thermal stress in enclosed monitor chassis.

Use Scenario: Driving gate driver ICs (e.g., GOA circuits) with precisely timed high-voltage pulses synchronized to TCON frame timing.

IC Role / Device Role / Timing Role: Gate pulse modulator generating VGHM output with user-configurable rise/fall slew and startup delay.

Use Value: Reduces gate line ringing and crosstalk via RE-set slew control and CE-set delay - critical for high-resolution (FHD+/UHD) static image stability.

Equivalent & Alternatives

The following parts are listed as comparable options for similar TFT-LCD PMIC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL97649AR5566	Same die, optimized for R5566 reference design layout; identical electrical specs and pinout.	Pre-validated for specific 15.6″ notebook display timing and component selection.	Select when replicating Intersil's R5566 evaluation platform or requiring documented layout compatibility.
RTQ2132B-QT	Single-channel 1.5 A boost + integrated VCOM amplifier; no LDO, no gate pulse modulator, no DCP.	Limited to simpler displays requiring only AVDD and VCOM - lacks full TFT-LCD sequencing capability.	Choose only if system already provides VLOGIC, gate timing, and VON/VOFF externally - not a functional replacement.

Compared with ISL97649AIRZ, ISL97649AR5566 offers identical functionality with pre-optimized layout guidance, while RTQ2132B-QT provides partial feature coverage but omits critical subsystems like gate pulse modulation and programmable DCP - making it unsuitable for full-featured notebook or tablet PMIC replacement.

Availability

ISL97649AIRZ is available at Aetrix Electronics and suitable for notebook LCD power sequencing, tablet VCOM calibration, and monitor display management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for ISL97649AIRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics acquired Intersil in 2017 and maintains full product support, documentation, and qualification for legacy Intersil PMICs including the ISL97649A family.

The ISL97649A product line was designed specifically for integrated TFT-LCD power management in portable and desktop displays - combining boost, LDO, gate timing, and VCOM calibration into a single compact solution.

FAQ

What is the recommended input capacitor for ISL97649AIRZ?

The ISL97649AIRZ requires a minimum 10 µF ceramic input capacitor rated ≥6.3 V, placed close to VIN and PGND pins. Recommended parts include TDK C1608X5R0J106M (0603) or Murata GRM21BR61A106K (0805). Larger values (e.g., 22 µF) improve ripple suppression under transient load conditions. The ISL97649AIRZ datasheet specifies low-ESR X5R/X7R dielectrics to maintain stability across –40°C to +85°C.

Does ISL97649AIRZ support both 600 kHz and 1.2 MHz boost switching frequencies?

Yes, ISL97649AIRZ supports dual-frequency operation: connect FREQ pin to GND for 600 kHz or to VIN for 1.2 MHz. At 600 kHz, the device achieves higher light-load efficiency and easier DCM operation; at 1.2 MHz, it allows smaller external inductors (e.g., 4.7 µH vs. 10 µH) and output capacitors. Both modes maintain >91% peak efficiency at 100 mA AVDD load per the FN7928 datasheet.

How is VCOM offset calibrated and retained across power cycles in ISL97649AIRZ?

VCOM offset is calibrated via the integrated 8-bit digitally controlled potentiometer (DCP), programmed over I²C (address 0x50). Wiper position is stored in nonvolatile EEPROM and automatically recalled at power-up. The ISL97649AIRZ guarantees 1,000 write cycles and 88,000 hours of data retention at +25°C. Factory calibration sets initial VCOM voltage; runtime adjustments update EEPROM only when explicitly written.

What protection features are built into ISL97649AIRZ?

ISL97649AIRZ includes UVLO (2.33 V turn-on), AVDD overvoltage protection (15.5 V shutdown), cycle-by-cycle overcurrent limiting (1.5 A peak), thermal shutdown (153 °C), and supply monitoring with RESET assertion. These protections operate autonomously without host intervention. The ISL97649AIRZ also features ESD ratings of 2 kV HBM and 1 kV CDM, meeting standard display module reliability requirements.

Can ISL97649AIRZ drive gate driver ICs directly, and what voltage range does it support?

Yes, ISL97649AIRZ integrates a gate pulse modulator (GPM) that drives gate driver ICs directly via VGHM output. It supports VGH input up to 33 V and delivers VGHM output up to 30 V with configurable slew rate (via RE pin) and delay (via CE pin). The GPM_LO pin accepts low-side gate voltage (2 V to VGH–2 V), enabling full control of GOA or shift-register-based gate drivers in modern TFT-LCD panels.

ISL97649AIRZ Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 28-VFQFN Exposed Pad

Packaging:: Tube

Product Status:: Obsolete

Applications:: LCD Display

Current - Supply:: 700µA

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-QFN (4x5)

ISL97649AIRZ FAQ

1.How can I place an order for ISL97649AIRZ through Aetrix?

Please submit a Request for Quotation (RFQ) for ISL97649AIRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISL97649AIRZ reliable?

The price and inventory of ISL97649AIRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL97649AIRZ is usually 5 days.

3.What payment methods are accepted for ISL97649AIRZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL97649AIRZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISL97649AIRZ?

ISL97649AIRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISL97649AIRZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISL97649AIRZ?

For technical support, including ISL97649AIRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL97649AIRZ requirements.

6.How does Aetrix verify that ISL97649AIRZ is sourced from the original manufacturer or authorized distributors?

All ISL97649AIRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL97649AIRZ meets industry standards.

7.What is the process for return or replacement of ISL97649AIRZ?

All ISL97649AIRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL97649AIRZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISL97649AIRZ part is unused and in its original packaging.

Return procedure for ISL97649AIRZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…