Renesas ISL97649BIRZ
- Part No.:
- ISL97649BIRZ
- Manufacturer:
- Renesas
- Category:
- Power Management - Specialized
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
ISL97649BIRZ.pdf
- Description:
- IC POWER MANAGEMENT
- Quantity:
- Payment:

- Shipping:

Inventory:3,788
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL97649BIRZ from Renesas (formerly Intersil) is an integrated power management IC (PMIC) for TFT-LCD panels in notebooks, tablets, and monitors. It integrates an AVDD boost converter (1.5A/0.18Ω FET, 600/1200kHz), gate pulse modulator (up to 30V output, programmable slew/delay), VCOM amplifier with 8-bit DCP calibration via I²C, and supply-monitor reset generation. It delivers coordinated power sequencing for LCD bias rails.
For engineers reviewing the ISL97649BIRZ datasheet, ISL97649BIRZ pinout, ISL97649BIRZ application, or ISL97649BIRZ equivalent, this page provides verified technical context, real-world timing and voltage specifications, validated pin functions, confirmed LCD panel interface roles, and two field-validated alternative PMICs for TFT-LCD power systems.
Technical Context
The ISL97649BIRZ implements a current-mode PWM boost controller with selectable 600kHz or 1.2MHz switching, using internal slope compensation and cycle-by-cycle peak-current limiting. Its gate pulse modulator operates as a three-state multiplexer (GND/VGH/GPM_LO) with independent CE-controlled delay and RE-set slew rate, synchronized to TCON's VFLK signal.
The integrated VCOM amplifier features rail-to-rail output swing (AVDD–1.27V / 1V), 25V/µs slew rate, and 20MHz bandwidth, while the DCP uses nonvolatile 8-bit EEPROM storage (1k write cycles) with I²C address 0x4E (100111b, MSB left) and wiper recall on power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.5V to 5.5V - supports single-cell Li-ion or 3.3V/5V system rails without external LDO pre-regulation. |
| AVDD Boost Output | Programmable via FB divider; typical 8.06V at 250mA load with <0.2% load regulation - powers VCOM amp and DCP analog circuitry. |
| Switching Frequency | Selectable 600kHz or 1.2MHz via FREQ pin - enables trade-off between efficiency at light load (600kHz) and smaller magnetics (1.2MHz). |
| VCOM Amplifier Output | ±75mA continuous sink/source, 225mA short-circuit limit - sustains pixel line-rate current pulses without rail collapse. |
| I²C Interface | Standard-mode (400kHz), address 0x4E - enables factory calibration and runtime VCOM offset trimming in production test and system firmware. |
| Thermal Protection | 153°C junction shutdown with hysteresis - prevents latch-up during sustained high-current VCOM drive or ambient overtemperature. |
| Package | 28-pin 4×5mm QFN with exposed thermal pad - supports >1W dissipation in compact LCD module layouts. |
Pinout & Package
ISL97649BIRZ is housed in a 28-lead 4×5mm QFN package (Pb-free, RoHS compliant) with exposed thermal pad for enhanced heat dissipation. Pin numbering follows top-view layout with pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB | AVDD feedback input | Connects to center of resistor divider to set AVDD output voltage; 0.8V reference enables precise rail programming. |
| VDIV | Supply monitor threshold input | Resistive divider from VIN sets reset activation point (1.22V–1.28V window); controls system power-on sequencing. |
| CE | GPM delay control | Capacitor to GND sets high-to-low transition delay before VGHM switches from VGH to GPM_LO. |
| RE | GPM slew control | Resistor to GND sets falling-edge slew rate of VGHM output - critical for EMI control and gate driver timing margin. |
| SCL/SDA | I²C serial interface | Enable bidirectional communication for DCP wiper setting, VCOM calibration, and status readback at 400kHz. |
| VOUT | VCOM amplifier output | Drives LCD backplane; supports 10pF–100nF capacitive loads with 25V/µs slew rate and ±75mA DC drive capability. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Gate Pulse Modulator | Three-state output (VGH/GPM_LO/GND) with independently adjustable delay (CE) and slew (RE) - eliminates need for discrete gate driver timing components. |
| VCOM Calibration via DCP | 8-bit nonvolatile wiper stored in EEPROM and recalled at power-up - ensures consistent VCOM offset across power cycles without host MCU intervention. |
| Programmable AVDD Boost | 1.5A/0.18Ω internal FET with soft-start (SS pin) and compensation (COMP pin) - reduces BOM count by integrating power stage and loop control. |
| Supply Monitor with Delayed RESET | VDIV-based detection with CD2 capacitor-programmable rising-edge delay (e.g., 12.17ms with 100nF) - enables clean power-down sequencing for TCON and display logic. |
| Full Protection Suite | UVLO (2.2–2.4V), OVP (15–16V), OCP (1.1–1.9A), OTP (153°C), and ESD (2kV HBM) - ensures robust operation in thermally constrained LCD modules. |
Applications
| High-Resolution Notebook Display | Industrial Tablet Panel |
|---|---|
Use Scenario: 1920×1080 IPS panel requiring stable AVDD (8V), VGH (24V), VOFF (−6V), and calibrated VCOM (±10mV accuracy) across −40°C to +85°C. IC Role / Device Role / Timing Role: Central PMIC managing all LCD bias rails, gate timing modulation, and VCOM DC offset correction via I²C during boot and runtime. Use Value: Single-chip solution eliminates 4–5 discrete regulators and timing ICs, reducing PCB area by >35% and enabling thinner clamshell designs. | Use Scenario: Ruggedized 10.1″ tablet with extended temperature operation and EMI-sensitive medical imaging UI. IC Role / Device Role / Timing Role: Provides slew-controlled gate pulse modulation (RE-adjusted) and low-noise VCOM amplification to suppress flicker and crosstalk. Use Value: Programmable RE resistor allows tuning of VGHM fall time to meet CISPR-22 Class B emissions limits without adding ferrites or shielding. |
| Public Kiosk Monitor | Automotive Infotainment Display |
Use Scenario: 24-hour kiosk display operating continuously in ambient temperatures up to +70°C with frequent power cycling. IC Role / Device Role / Timing Role: Delivers reliable power sequencing (VDIV/CD2-controlled RESET) and nonvolatile VCOM calibration retention across 1000+ power cycles. Use Value: EEPROM-stored DCP wiper prevents VCOM drift-induced image retention after repeated cold starts - extends panel lifetime beyond 50,000 hours. | Use Scenario: AEC-Q200-compliant 12.3″ digital instrument cluster requiring ASIL-B functional safety support. IC Role / Device Role / Timing Role: Supplies AVDD and VCOM with built-in UVLO/OVP/OTP protection; RESET output feeds system watchdog for fault escalation. Use Value: Integrated fault detection reduces need for external monitoring ICs, simplifying FMEDA analysis and lowering ASIL-B decomposition effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TFT-LCD power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RTQ2132B-QT | Single-channel 1.2A boost only; no integrated GPM, VCOM amp, or DCP - requires external gate driver and VCOM buffer. | Targeted at simpler displays (e.g., monochrome or segment LCDs) lacking complex timing or analog calibration needs. | Choose when cost sensitivity outweighs integration benefit and system already includes discrete gate/VCOM circuitry. |
| TPS65150RGER | Includes VCOM amp and charge pumps but lacks GPM and programmable slew/delay; I²C interface limited to VCOM trim only. | Designed for fixed-timing LCDs (e.g., legacy monitors) where gate pulse shaping is handled externally by TCON. | Prefer when existing design uses TPS65150 footprint and only VCOM calibration is needed - avoids redesigning GPM timing network. |
Compared with RTQ2132B-QT and TPS65150RGER, the ISL97649BIRZ uniquely consolidates boost, gate pulse modulation, VCOM amplification, and digital calibration into one die - reducing total component count by ≥6 and eliminating inter-IC timing skew in high-resolution displays.
Availability
ISL97649BIRZ is available at Aetrix Electronics and suitable for notebook, industrial tablet, and public kiosk display designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL97649BIRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full technical and manufacturing continuity for its precision analog and power management portfolio.
The ISL97649BIRZ belongs to Renesas' TFT-LCD PMIC product line, engineered specifically for space-constrained, high-reliability display subsystems in portable and industrial computing equipment.
FAQ
What is the maximum gate drive voltage supported by the ISL97649BIRZ gate pulse modulator?
The ISL97649BIRZ gate pulse modulator supports VGH input up to 33V and delivers VGHM output up to 30V. Absolute maximum rating for VGH, VGHM, and GPM_LO pins is +36V relative to GND, ensuring safe operation with standard LCD panel gate drivers requiring 24V–30V swing.
How does the ISL97649BIRZ handle VCOM calibration retention after power loss?
The ISL97649BIRZ stores the last programmed 8-bit DCP wiper position in nonvolatile EEPROM memory. On power-up, the VCOM amplifier output automatically recalls that setting, delivering consistent VCOM offset without host MCU reinitialization - critical for zero-flicker display startup.
Can the ISL97649BIRZ operate with a 5V-only input supply, and what AVDD output is achievable?
Yes, the ISL97649BIRZ accepts 2.5V–5.5V VIN and can generate AVDD outputs up to 18V. With VIN = 5V and standard 10µH inductor, typical AVDD is 8.06V (set via FB divider), supporting most TFT-LCD analog supplies. Efficiency exceeds 91% at 100mA load with 1.2MHz switching.
What protection features are integrated into the ISL97649BIRZ?
The ISL97649BIRZ integrates undervoltage lockout (UVLO: 2.2–2.4V), overvoltage protection (OVP: 15–16V on AVDD), overcurrent protection (OCP: 1.1–1.9A peak switch current), overtemperature shutdown (OTP: 153°C), and ESD protection (2kV HBM). All functions are fully autonomous and require no external components.
Is the ISL97649BIRZ pin-compatible with earlier ISL97649 variants like ISL97649AIRZ?
No, the ISL97649BIRZ is not pin-compatible with ISL97649AIRZ. The 'B' revision includes updated internal compensation, improved VCOM amplifier PSRR (70–85dB), tighter DCP full-scale error (±8 LSB), and modified gate pulse modulator timing behavior - requiring validation of CE/RE/VDPM timing networks in new designs.
ISL97649BIRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- LCD Display
- Current - Supply:
- 700µA
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFN (4x5)
ISL97649BIRZ FAQ
1.How can I place an order for ISL97649BIRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL97649BIRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL97649BIRZ reliable?
The price and inventory of ISL97649BIRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL97649BIRZ is usually 5 days.
3.What payment methods are accepted for ISL97649BIRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL97649BIRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL97649BIRZ?
ISL97649BIRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL97649BIRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL97649BIRZ?
For technical support, including ISL97649BIRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL97649BIRZ requirements.
6.How does Aetrix verify that ISL97649BIRZ is sourced from the original manufacturer or authorized distributors?
All ISL97649BIRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL97649BIRZ meets industry standards.
7.What is the process for return or replacement of ISL97649BIRZ?
All ISL97649BIRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL97649BIRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL97649BIRZ part is unused and in its original packaging.
Return procedure for ISL97649BIRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL97649BIRZ Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
