STMicroelectronics L5965SQ-V0T
- Part No.:
- L5965SQ-V0T
- Manufacturer:
- STMicroelectronics
- Category:
- Power Management - Specialized
- Package:
- 48-TFQFN Exposed Pad
- Datasheet:
-
L5965SQ-V0T.pdf
- Description:
- MULTIPLE POWER MANAGEMENT FOR AU
- Quantity:
- Payment:

- Shipping:

Inventory:4,850
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L5965SQ-V0T from STMicroelectronics is an AEC-Q100 qualified multichannel power management IC (PMIC) for automotive vision and radar systems. It integrates two pre-regulator BUCKs (one controller, one integrated-switch), four post-regulator BUCKs, one BOOST, one LDO, and a precision voltage reference - all programmable via OTP. Key confirmed parameters: 0.4–2.4 MHz switching frequency, 175 °C thermal shutdown, ±2.5% output voltage accuracy, SPI interface with CRC, and ASIL-B/C functional safety support.
For engineers reviewing the L5965SQ-V0T datasheet, L5965SQ-V0T pinout, L5965SQ-V0T application, or L5965SQ-V0T equivalent, this PMIC delivers deterministic power sequencing, fault-aware diagnostics (FAULT/RESET_B), multi-rail voltage supervision, and OTP-configurable startup behavior - critical for ADAS domain controllers requiring robust BOM reduction and safety-compliant supply architecture.
Technical Context
The L5965SQ-V0T implements a hierarchical power architecture: BUCK1 operates as a battery-compatible external-MOS controller (0.4 MHz, 0.8–5.0 V), while BUCK2–BUCK4 and BOOST use internal power switches with fixed 2.4 MHz operation (except BUCK2's dual-frequency mode). All regulators feature internal compensation networks, programmable soft-start, and spread-spectrum modulation to reduce EMI.
Functional safety is embedded at silicon level: independent band-gap references, differential current sensing (sensep/sensen), voltage supervisors with hysteresis, window watchdog (WDI), and fault reporting via open-drain FAULT pin. The SPI interface enables real-time configuration of over/under-voltage thresholds, slew rates, and diagnostic registers - supporting ISO 26262 ASIL-B/C system-level compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Regulator Count | 7 independent rails: 2 pre-BUCKs, 4 post-BUCKs, 1 BOOST, 1 LDO, 1 VREF |
| Switching Frequency | 0.4 MHz (BUCK1), 0.4/2.4 MHz (BUCK2), 2.4 MHz (BUCK3/BUCK4/BOOST) |
| Output Voltage Accuracy | ±2.5% over temperature and load for all regulated outputs |
| Thermal Shutdown | 175 °C junction temperature with 4 °C hysteresis |
| OTP Programming | One-time programmable cells configure voltages, frequencies, current limits, and power-up sequence |
| SPI Interface | 4-wire interface with CRC error detection and diagnostic register access |
| Functional Safety | AEC-Q100 Grade 1, ASIL-B/C compliant with independent monitors and fault signaling |
Pinout & Package
VFQFPN-48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count: 48. Thermal resistance: Rth j-a = 26 °C/W (2s2pvias).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBAT1 / VBAT2 | Battery input supplies | Primary (VBAT1) powers BUCK1 controller and internal references; secondary (VBAT2) powers BUCK2 switcher |
| BST1–BST4 / PH1–PH4 | Bootstrap & switching nodes | Drive external high-side MOSFET gates (BUCK1) or internal FETs (BUCK2–BUCK4); PHx are switching node outputs |
| VREG1_S–VREG4_S / VBOOST_S | Regulated output monitoring | Internal feedback signals for voltage supervision and fault detection - not user-accessible power outputs |
| CSN / CLK / DI / DO | SPI interface | 4-wire serial interface with open-drain DO, active-low CSN, and CRC-protected command/response |
| FAULT / RESET_B / WDI | Safety signaling | Open-drain FAULT reports combined regulator faults; RESET_B asserts low on POR/fault; WDI feeds MCU watchdog input |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency BUCK2 | Selectable 0.4 MHz (high-efficiency) or 2.4 MHz (smaller passive components) via OTP |
| Differential current sense | sensep/sensen pins enable accurate cycle-by-cycle current limiting for BUCK1 controller |
| Programmable soft-start | Three SPI-selectable soft-start times per regulator (e.g., 0.35–2.6 ms for BUCK2) to control inrush |
| Spread-spectrum modulation | ±4% frequency dithering on 2.4 MHz rails reduces peak EMI by >10 dB |
| Independent voltage supervisors | Dedicated undervoltage/overvoltage comparators per rail with configurable thresholds and hysteresis |
Applications
| Automotive Radar ECU | ADAS Camera Module |
|---|---|
Use Scenario: Powering 76–81 GHz RF transceivers, DSPs, and image signal processors in front-facing radar units. IC Role / Device Role / Timing Role: Central PMIC providing isolated, sequenced, and supervised rails: 1.0 V core, 1.8 V I/O, 3.3 V analog, 5.0 V BOOST for CAN FD transceivers, and 2.5 V reference. Use Value: OTP-programmed power-up order prevents latch-up during cold cranking; FAULT pin triggers MCU-safe shutdown on overtemperature or short-circuit. | Use Scenario: Supplying high-resolution CMOS image sensors, ISP SoCs, and Ethernet PHYs in surround-view camera systems. IC Role / Device Role / Timing Role: Delivers tightly regulated 1.2 V (sensor core), 1.8 V (MIPI interface), 2.8 V (analog front-end), 3.3 V (PHY), and 5.0 V (USB-C PD negotiation) with <±2.5% tolerance. Use Value: Internal compensation eliminates external loop components; SPI-configurable UV/OV thresholds adapt to varying battery conditions across vehicle lifecycle. |
| Domain Controller Power Hub | Automotive Infotainment SoC |
Use Scenario: Consolidating power delivery for multi-core application processors (e.g., NXP S32G), network switches, and safety microcontrollers in zonal architectures. IC Role / Device Role / Timing Role: Generates 0.8 V (CPU core), 1.1 V (GPU), 1.35 V (memory I/O), 3.3 V (PCIe SerDes), and 5.0 V (USB 3.x) with phase-shifted switching (90°–270°) to minimize input ripple. Use Value: SYNCIN/SYNCOUT pins enable inter-PMIC synchronization across distributed zones; thermal warning (155 °C) allows graceful performance throttling before shutdown. | Use Scenario: Supporting infotainment head units with quad-core ARM CPUs, GPU, audio codecs, and display drivers under wide battery voltage range (6–16 V). IC Role / Device Role / Timing Role: Supplies 1.0 V (CPU), 1.12 V (GPU), 1.8 V (DDR), 3.3 V (audio codec), and 5.0 V (HDMI CEC) with programmable soft-start to avoid brownout during ignition transients. Use Value: Standby current <50 µA on VBAT1 extends battery life in key-off mode; LDO output (300/600 mA) powers always-on real-time clock and CAN wake-up circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multirail automotive PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP81239MNTXG | 6-rail PMIC with 3 integrated BUCKs, no BOOST or precision VREF; max 2.2 MHz switching | Lacks BOOST for CAN FD and 1% VREF for ADC reference; no AEC-Q100 Grade 1 rating | Use where cost-sensitive designs omit radar/CAN FD and require only basic ASIL-A compliance |
| TPS659412RWER | 7-rail PMIC with 4 BUCKs, 1 BOOST, 1 LDO, but no OTP programming; relies on I²C + firmware | Requires host MCU boot code for configuration; no spread spectrum or differential current sense | Prefer when design flexibility and field updates outweigh need for deterministic OTP-based safety initialization |
Compared with NCP81239MNTXG and TPS659412RWER, the L5965SQ-V0T uniquely combines OTP-configured safety-critical sequencing, integrated BOOST for CAN FD, and ±1% VREF - enabling single-chip compliance with ASIL-B/C requirements without external supervisory ICs or firmware dependencies.
Availability
L5965SQ-V0T is available at Aetrix Electronics and suitable for automotive radar ECUs, ADAS camera modules, domain controller power hubs, and infotainment SoC platforms requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for L5965SQ-V0T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management solutions with vertical manufacturing and functional safety expertise.
The L5965 product line targets high-integrity automotive power systems - specifically engineered to replace discrete DC-DC solutions in radar, camera, and domain controller applications demanding ASIL-B/C compliance, minimal external components, and OTP-based deterministic configuration.
FAQ
What is the maximum allowable input voltage on VBAT1 and VBAT2?
VBAT1 and VBAT2 each support an absolute maximum rating of 42 V, with recommended operating range from –0.3 V to 32 V. During normal operation, the specified input range is 4 V to 14 V for optimal regulation and thermal performance. Exceeding 32 V risks permanent damage even if transient, as clamping is not provided on these pins.
Can the L5965SQ-V0T generate a 5.0 V BOOST output while supplying 3.3 V from BUCK4 simultaneously?
Yes. The BOOST regulator delivers 5.0 V at up to 0.3 A (or 7.0 V at 0.2 A), and BUCK4 independently supplies 3.3 V at up to 1.0 A - both operating at 2.4 MHz with phase shift (270°). No shared current paths or voltage coupling exist between them; each has dedicated power switches, feedback loops, and supervision circuits.
How is the power-up sequence programmed, and can it be modified after OTP programming?
The power-up sequence is configured exclusively via OTP memory cells during final test - defining enable timing, voltage ramps, and inter-rail dependencies. Once programmed, the sequence is immutable. Runtime adjustments (e.g., disabling individual rails) are possible via SPI commands, but the base sequence order and delays remain fixed per OTP settings.
Does the L5965SQ-V0T support synchronization with an external clock source?
Yes. The SYNCIN pin accepts a 1.8–2.76 MHz PWM signal to synchronize all 2.4 MHz regulators (BUCK3, BUCK4, BOOST). The SYNCOUT pin outputs either the internal 2.4 MHz oscillator or echoes the SYNCIN signal, enabling daisy-chain synchronization across multiple PMICs in distributed automotive architectures.
L5965SQ-V0T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 48-TFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Current - Supply:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VFQFPN (7x7)
L5965SQ-V0T FAQ
1.How can I place an order for L5965SQ-V0T through Aetrix?
Please submit a Request for Quotation (RFQ) for L5965SQ-V0T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L5965SQ-V0T reliable?
The price and inventory of L5965SQ-V0T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L5965SQ-V0T is usually 5 days.
3.What payment methods are accepted for L5965SQ-V0T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L5965SQ-V0T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L5965SQ-V0T?
L5965SQ-V0T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L5965SQ-V0T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L5965SQ-V0T?
For technical support, including L5965SQ-V0T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L5965SQ-V0T requirements.
6.How does Aetrix verify that L5965SQ-V0T is sourced from the original manufacturer or authorized distributors?
All L5965SQ-V0T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L5965SQ-V0T meets industry standards.
7.What is the process for return or replacement of L5965SQ-V0T?
All L5965SQ-V0T units undergo pre-shipment inspection (PSI). If there is an issue with L5965SQ-V0T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L5965SQ-V0T part is unused and in its original packaging.
Return procedure for L5965SQ-V0T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L5965SQ-V0T Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

