STMicroelectronics L6392D
- Part No.:
- L6392D
- Manufacturer:
- STMicroelectronics
- Category:
- Gate Drivers
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
L6392D.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:871
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L6392D from STMicroelectronics is a high-voltage half-bridge gate driver IC for N-channel MOSFETs and IGBTs, featuring integrated bootstrap diode, operational amplifier for current sensing, adjustable deadtime (0.1–3.4 µs), interlocking logic, and ±50 V/ns dV/dt immunity. It operates with 3.3 V/5 V TTL/CMOS inputs and supports up to 600 V rail voltage in motor drives and HID ballasts.
For engineers reviewing the L6392D datasheet, L6392D pinout, L6392D application, or L6392D equivalent, key selection criteria include high-side floating capability, opamp-based current sensing interface, bootstrap driver integration, and shoot-through prevention via hardware interlock and programmable deadtime.
Technical Context
The L6392D integrates a level-shifting high-side driver with BCD™ "offline" process technology, enabling direct operation at up to 600 V VBOOT–VOUT. Its floating structure uses charge-pump-assisted bootstrap DMOS (RDS(on) = 120 Ω) instead of an external diode, reducing leakage and bill-of-materials.
It embeds a rail-to-rail opamp (±4 V common-mode range, 8–12 MHz GBWP, 2.5–3.8 V/µs slew rate) configured for differential current sensing, and implements hardware interlocking plus resistor-programmable deadtime to prevent cross-conduction in half-bridge topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| High-side voltage rating | 600 V max VBOOT–VOUT: enables direct use in 400 V AC line-fed motor drives and HID ballasts without external level shifters. |
| Driver output current | 290 mA source / 430 mA sink: sufficient to drive 1–2 nF gate capacitance with <75 ns rise time, supporting >800 kHz switching in PFC and inverter stages. |
| Deadtime adjustability | 0.1–3.4 µs via external RDT: allows precise timing margin tuning to match MOSFET/IGBT turn-on/turn-off asymmetry and prevent shoot-through. |
| dV/dt immunity | ±50 V/ns across full –40°C to +125°C range: ensures robust operation in noisy industrial environments with fast-switching power stages. |
| Logic input compatibility | 3.3 V/5 V TTL/CMOS with hysteresis (1.9–2.25 V VIH, 0.8–1.1 V VIL): enables direct interfacing with microcontrollers and DSPs without level translation. |
| Integrated opamp | Input offset <6 mV, 16–30 mA output drive: supports accurate shunt-based phase current measurement in field-oriented control (FOC) motor algorithms. |
| Bootstrap driver | On-resistance 120 Ω: eliminates need for external fast-recovery diode while maintaining <1 V drop at typical gate charge (e.g., 30 nC @ 5 µs charge time). |
Pinout & Package
Package: SO-14 (ECOPACK® compliant, 8.55–8.75 mm × 3.80–4.00 mm body, 1.27 mm pitch). Thermal resistance Rth(JA) = 120 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 LIN | Low-side logic input (active low) | Directly controls LVG output; inverted logic simplifies PWM deadtime insertion in microcontroller firmware. |
| 2 SD | Shutdown input (active low) | Hard-disables both drivers simultaneously with <200 ns propagation delay, critical for overcurrent fault response. |
| 3 HIN | High-side logic input (active high) | Drives HVG output; supports synchronous or complementary PWM modes when used with LIN and interlock logic. |
| 4 VCC | Low-side supply (12.5–20 V) | Powers internal logic, opamp, and low-side driver; UVLO threshold 10–12.5 V prevents erratic operation during brownout. |
| 5 DT | Deadtime setting resistor connection | Analog input that sets deadtime duration (0.1–3.4 µs) via external resistor; no digital configuration required. |
| 6 OPOUT | Opamp output | Provides buffered, low-impedance current-sense signal to ADC or comparator; capable of driving 2 kΩ loads. |
| 7 GND | Power ground reference | Common return for VCC, opamp, and logic; must be low-inductance path to minimize noise coupling into sensitive analog section. |
| 8 OP+ | Opamp non-inverting input | Accepts one side of shunt resistor; designed for 0–(VCC−4) V common-mode range to support bidirectional current sensing. |
| 9 OP− | Opamp inverting input | Accepts other shunt side; differential pair enables rejection of common-mode noise on high-side current paths. |
| 10 LVG | Low-side gate driver output | Drives N-MOSFET gate with 430 mA sink capability; includes low-impedance shutdown state to hold gate near GND. |
| 11 NC | No connect | Not internally bonded; must remain unconnected to avoid parasitic coupling or ESD risk. |
| 12 OUT | Floating high-side common node | Connects to switch node between high-side MOSFET drain and load; defines reference for VBOOT and HVG output swing. |
| 13 HVG | High-side gate driver output | Drives high-side MOSFET gate referenced to OUT; withstands −0.3 to VBOOT+0.3 V, enabling 600 V bridge operation. |
| 14 BOOT | Bootstrap supply input | Receives charge from internal DMOS driver during LVG conduction; supplies floating high-side circuitry during HVG active period. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated bootstrap DMOS | Replaces external fast-recovery diode, eliminating its leakage current and reducing PCB area and thermal stress. |
| Hardware interlock + deadtime | Prevents simultaneous HVG/LVG conduction at logic level-no software dependency required for shoot-through protection. |
| Embedded rail-to-rail opamp | Enables precision shunt-based current sensing without external amplifiers, reducing component count and layout complexity. |
| 3.3 V/5 V logic interface | Eliminates level-shifter ICs when interfacing with modern low-voltage MCUs and FPGAs, simplifying system-level design. |
| ±50 V/ns dV/dt immunity | Maintains correct output states under fast transient noise on high-side node, ensuring reliability in high-power inverters. |
Applications
| Home Appliance Motor Control | Industrial HVAC Inverter Drive |
|---|---|
|
Use Scenario: Driving 3-phase BLDC compressors in variable-speed refrigerators and washing machines. IC Role / Device Role / Timing Role: Half-bridge gate driver with integrated current sensing for field-oriented control (FOC) loop feedback. Use Value: Opamp-based current sensing enables <1% current measurement accuracy at 10–20 kHz PWM, improving torque ripple and efficiency. |
Use Scenario: Controlling PMSM fans and pumps in commercial HVAC systems with 400 V AC input. IC Role / Device Role / Timing Role: High-side/low-side driver with 600 V rating and dV/dt immunity for reliable operation on noisy 3-phase rectified bus. Use Value: Integrated bootstrap and interlock reduce gate-drive BOM by 3 components per half-bridge, lowering cost and board space. |
| HID Lamp Ballast | Factory Automation Servo Driver |
|
Use Scenario: Resonant half-bridge driver for 70–250 W metal halide and high-pressure sodium lamps. IC Role / Device Role / Timing Role: Gate driver with adjustable deadtime to precisely control zero-voltage switching (ZVS) timing margins. Use Value: 0.1–3.4 µs deadtime range allows fine-tuning for lamp ignition and warm-up phases, extending lamp life. |
Use Scenario: Power stage driver in compact servo drives for robotic joints and CNC axes. IC Role / Device Role / Timing Role: Compact SO-14 solution providing gate drive, current sensing, and fault shutdown in space-constrained modules. Use Value: 120 °C/W Rth(JA) and 125 °C max operating temperature enable convection-cooled designs without heatsinks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR2110S | No integrated opamp; external bootstrap diode required; fixed interlock only (no adjustable deadtime); 500 V rating. | Suitable for simpler, cost-sensitive motor drives where current sensing is handled externally and ZVS timing margin is less critical. | Select IR2110S when opamp integration and fine deadtime control are unnecessary and legacy design reuse is prioritized. |
| UCC27211D | 600 V rating; no integrated opamp or bootstrap diode; 4 A peak drive; no deadtime adjustment; separate high/low UVLO thresholds. | Better suited for high-frequency (>1 MHz) GaN-based converters requiring higher peak current, but lacks analog sensing integration. | Choose UCC27211D for high-speed, high-efficiency resonant topologies where external sensing and discrete bootstrap are acceptable. |
Compared with IR2110S and UCC27211D, the L6392D uniquely combines 600 V capability, integrated opamp, programmable deadtime, and bootstrap DMOS-reducing component count and enabling tighter current-loop control in space- and cost-sensitive industrial motor drives.
Availability
L6392D is available at Aetrix Electronics and suitable for home appliance motor control, industrial HVAC inverter drives, HID lamp ballasts, and factory automation servo drivers requiring stable component supply and long-term production continuity.
Supply support for L6392D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and power applications.
The L6392D belongs to ST's high-voltage gate driver product line, engineered specifically for robust, integrated half-bridge control in motor drives, lighting, and industrial power conversion systems.
FAQ
What is the maximum recommended switching frequency for the L6392D?
The L6392D supports up to 800 kHz switching frequency with a 1 nF capacitive load, as specified in the recommended operating conditions. This limit arises from combined propagation delays (50–200 ns), rise/fall times (75/35 ns), and deadtime requirements. Exceeding 800 kHz may compromise timing margins and increase shoot-through risk, especially at elevated temperatures or with larger gate loads.
Can the integrated opamp be disabled or bypassed?
The opamp is automatically disabled when VCC enters undervoltage lockout (UVLO), below 10–11 V. It cannot be software-disabled or bypassed via pins; however, leaving OP+ and OP− unconnected or tying them to fixed potentials disables its function. The OPOUT pin remains high-impedance in UVLO, preventing unintended output behavior during power-up or brownout.
How does the internal bootstrap DMOS affect CBOOT sizing?
The 120 Ω RDS(on) of the internal bootstrap DMOS introduces a voltage drop (Vdrop ≈ Qgate/Tcharge × 120 Ω) during capacitor recharge. For a 30 nC gate charge and 5 µs charging window, Vdrop ≈ 0.7 V. Designers must add this drop to the total CBOOT voltage loss budget-e.g., if 1 V total drop is acceptable, only 0.3 V remains for ESR and leakage effects.
Is the L6392D pin-compatible with earlier versions like L6392?
Yes-the L6392D is the current production version of the L6392 family in SO-14 package, with identical pinout, electrical characteristics, and functionality. Revision 6 (2015) removed DIP-14 support but confirmed SO-14 mechanical and thermal specs unchanged; all order codes (L6392D, L6392DTR) share full functional and physical compatibility with prior SO-14 variants.
L6392D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- IGBT, N-Channel MOSFET
- Voltage - Supply:
- 12.5V ~ 20V
- Logic Voltage - VIL, VIH:
- 1.1V, 1.9V
- Current - Peak Output (Source, Sink):
- 290mA, 430mA
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 600 V
- Rise / Fall Time (Typ):
- 75ns, 35ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
L6392D FAQ
1.How can I place an order for L6392D through Aetrix?
Please submit a Request for Quotation (RFQ) for L6392D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L6392D reliable?
The price and inventory of L6392D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6392D is usually 5 days.
3.What payment methods are accepted for L6392D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6392D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L6392D?
L6392D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L6392D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L6392D?
For technical support, including L6392D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6392D requirements.
6.How does Aetrix verify that L6392D is sourced from the original manufacturer or authorized distributors?
All L6392D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6392D meets industry standards.
7.What is the process for return or replacement of L6392D?
All L6392D units undergo pre-shipment inspection (PSI). If there is an issue with L6392D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L6392D part is unused and in its original packaging.
Return procedure for L6392D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L6392D Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

