Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

STMicroelectronics L6615N

Name: L6615N
Brand: STMicroelectronics
SKU: L6615N
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L6615N

Manufacturer:: STMicroelectronics

Category:: Power Management - Specialized

Package:: 8-DIP (0.300", 7.62mm)

Datasheet:: L6615N.pdf

Description:: IC CTRLR LOAD SHARE HI/LO 8-DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,118

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L6615N from STMicroelectronics is a high/low side load share controller IC designed for automatic master-slave current sharing in paralleled DC-DC converter modules within distributed power systems. It operates from 2.7V to 22V V_CC, features full differential low-offset current sensing (±1.5 mV offset), 32 kΩ input impedance, and hysteric UVLO. It enables precise load balancing across up to 20 modules via a single-wire share bus in (N+1) redundant server power supplies.

For engineers reviewing the L6615N datasheet, L6615N pinout, L6615N application, or L6615N equivalent, key selection considerations include its dual high/low side sensing capability, share bus voltage clamping at V_CC − 2.2 V, ±5% mirror accuracy, 4 mV/µs slew rate, and compatibility with remote output voltage sensing in high-density SMPS designs.

Technical Context

The L6615N integrates a current sense amplifier (CSA) with auto-switching between high-side and low-side configurations based on a 1.6 V threshold at CS+, enabling flexible placement of R_SENSE. Its CSA drives a controlled current mirror to CGA, where external R_CGA sets gain to the share bus (SH).

The share drive amplifier (SDA) imposes V_SH = V_CGA for the master module while isolating slaves via internal diode action. The error amplifier compares SH voltage against CGA and delivers transconductance output (4 mS typ.) to COMP, which controls the ADJ amplifier to trim slave output voltage via current sinking (up to 13 mA).

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.7 V to 22 V - supports wide-input industrial and server SMPS without external regulators.
Current Sense Offset	±1.5 mV - ensures accurate load current measurement down to sub-100 mV sense voltages.
Input Impedance (CS±)	32 kΩ typ. - minimizes loading error on high-impedance sense networks with RG1/RG2 resistors.
Share Bus Slew Rate	2.2 V/µs (rising), 4 V/µs (falling) - enables fast dynamic response during load transients across N modules.
UVLO Hysteresis	100 mV - prevents oscillation during brown-in/brown-out conditions in unregulated bus environments.
ADJ Sink Current	13 mA max - sufficient to adjust standard PWM controller feedback paths with ≤100 Ω RADJ.
CGA Mirror Accuracy	±5% - defines worst-case current sharing error between modules under mismatched external components.

Pinout & Package

DIP8 package: 8-pin dual in-line through-hole, 0.3 inch width, 90 °C/W junction-to-ambient thermal resistance.

Pin/Terminal	Circuit Role	Design Meaning
1 GND	Power ground reference	Common return for all internal amplifiers and UVLO comparator; must be low-impedance connection to system ground plane.
2 CS−	Current sense amplifier negative input	Connected via RG2 to low-side of R_SENSE; bias current ≤1 µA enables precision low-side sensing.
3 CS+	Current sense amplifier positive input	Connected via RG1 to high-side of R_SENSE; 1.6 V switchover threshold selects sensing mode automatically.
4 ADJ	Adjust amplifier open-collector output	Sinks current proportional to current error into SMPS feedback path; requires external RADJ resistor to set correction range.
5 COMP	Error amplifier output / compensation node	Transconductance output (4 mS) drives RC network to ground; clamped at 1.5 V max to prevent saturation.
6 SH	Share bus driver/sense node	Drives or senses shared voltage bus; internal clamp limits V_SH ≤ V_CC − 2.2 V; capacitor to GND reduces noise coupling.
7 CGA	Current gain adjust output	Delivers mirrored sense current; R_CGA to GND sets system gain and maximum V_SH scaling.
8 V_CC	Supply voltage input	Powers all internal blocks; UVLO thresholds (2.45–2.75 V ON, 2.35–2.65 V OFF) ensure clean startup/shutdown.

Key Features

Feature	Design Value
Auto-switching high/low side sensing	Eliminates manual configuration: internal comparator selects sensing topology based on CS+ voltage ≥1.6 V.
Single-wire share bus architecture	Reduces inter-module wiring complexity and EMI; supports up to 20 paralleled modules without bus contention.
Full differential current sense amplifier	Rejects common-mode noise up to V_CC on CS± pins, enabling reliable operation in noisy high-current environments.
Hysteretic UVLO with 100 mV window	Prevents erratic enable/disable cycling during input voltage sag, critical for hot-swap and redundant power systems.
Open-collector ADJ output with 13 mA sink	Directly interfaces with standard voltage-mode PWM controllers without level-shifting or additional drivers.

Applications

Telecom Rectifier Modules

Server PSU Redundancy

Use Scenario: Parallel operation of multiple 48 V rectifier modules feeding telecom shelf backplanes with strict current balance requirements.

IC Role / Device Role / Timing Role: Load share controller enforcing equal current distribution across N+1 redundant rectifiers using single-wire bus.

Use Value: Enables thermal derating per module and graceful degradation-failure of one rectifier causes no service interruption.

Use Scenario: Dual or quad 12 V DC-DC converters powering CPU/GPU VRMs in rack-mounted servers requiring <±3% current matching.

IC Role / Device Role / Timing Role: Master-slave current balancer coordinating output trim via ADJ pin to maintain tight regulation under dynamic load steps.

Use Value: Reduces peak temperature rise by 15–20°C per module versus unbalanced operation, extending electrolytic capacitor life.

High-Density DC-DC Converters

(N+1) Modular Power Systems

Use Scenario: Compact 1/4-brick converters in space-constrained embedded systems where PCB area limits discrete current-sharing solutions.

IC Role / Device Role / Timing Role: Integrated current sense + share bus driver eliminating need for external op-amps, comparators, and bus buffers.

Use Value: Saves ≥6 passive components and 25 mm² board area per module versus discrete implementation.

Use Scenario: Industrial PLC power supplies with N=5 modules supporting continuous operation after any single module failure.

IC Role / Device Role / Timing Role: Fault-tolerant load manager maintaining total output current within specification despite loss of one unit.

Use Value: Achieves >99.999% uptime by limiting maximum current per surviving module to rated capacity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar load share controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UC3907DWR	Requires external current sense amplifier; no integrated CSA; uses separate REF and OUT pins instead of CGA/SH.	Designed for analog control loop integration; lacks auto-sensing mode switching and hysteric UVLO.	Preferred when legacy UC3907-based designs require drop-in replacement with minimal schematic change.
LM5039MTX/NOPB	Integrated MOSFET drivers; no share bus interface; implements average current sharing via analog bus, not master-slave.	Targeted at isolated forward/flyback converters; lacks DIP8 package and high-voltage CS± inputs.	Chosen for new designs needing integrated gate drive and simplified layout, but not for N+1 redundancy with discrete PSUs.

Compared with UC3907DWR and LM5039MTX/NOPB, the L6615N uniquely combines integrated high/low side sensing, single-wire master-slave arbitration, and DIP8 packaging-making it optimal for retrofitting legacy distributed power systems requiring minimal component count and proven field reliability.

Availability

L6615N is available at Aetrix Electronics and suitable for telecom rectifier modules, server PSU redundancy, and high-density DC-DC converters requiring stable component supply and long-term obsolescence management.

Supply support for L6615N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, analog, and microcontroller technologies for industrial, automotive, and computing markets.

The L6615N belongs to ST's Power Management & Analog portfolio, specifically engineered for modular, fault-tolerant power architectures in datacenter and telecom infrastructure where reliability, thermal balance, and seamless redundancy are non-negotiable.

FAQ

What is the maximum number of L6615N devices that can be connected on a single share bus?

The L6615N datasheet specifies support for up to 20 paralleled modules (N ≤ 20) in (N+1) redundant systems. This limit arises from the master's share drive amplifier current capability (≤8 mA) and the per-slave current draw (~45 µA/V on the bus). At V_SH(MAX) = 8 V, the calculation yields N_max = 20, confirmed in the application note section "Designing with L6615".

Can the L6615N operate with a 3.3 V supply rail?

Yes-the L6615N supports V_CC from 2.7 V to 22 V, making it fully compatible with 3.3 V logic-supplied systems. However, the share bus voltage is clamped to V_CC − 2.2 V, so at 3.3 V supply, maximum V_SH is only 1.1 V, reducing dynamic range. For optimal performance, V_CC ≥ 5 V is recommended to ensure ≥2.8 V headroom for robust bus signaling.

How does the L6615N handle mismatched sense resistors across paralleled modules?

Mismatched R_SENSE values directly contribute to current sharing error. The L6615N's ±5% mirror accuracy compounds with resistor tolerance (e.g., 1% R_SENSE) and RG/RCGA mismatches. Total sharing error is approximated as the sum of relative tolerances. For ±3% target sharing, external components should be selected to ≤0.5% tolerance and thermally coupled to minimize drift-induced imbalance.

Is an external capacitor required on the SH pin?

An external capacitor between SH and GND is not mandatory but strongly recommended in electrically noisy environments. The datasheet states it "could be useful to reduce the noise present on the share bus." Typical values range from 100 pF to 1 nF; larger values degrade transient response. No minimum capacitance is specified, and operation is stable without it in low-noise lab setups.

L6615N Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 8-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Applications:: Power Supplies, Converters, Controllers

Current - Supply:: 5mA

Voltage - Supply:: 2.7V ~ 22V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 8-DIP

L6615N FAQ

1.How can I place an order for L6615N through Aetrix?

Please submit a Request for Quotation (RFQ) for L6615N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L6615N reliable?

The price and inventory of L6615N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L6615N is usually 5 days.

3.What payment methods are accepted for L6615N?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L6615N transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L6615N?

L6615N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L6615N order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L6615N?

For technical support, including L6615N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L6615N requirements.

6.How does Aetrix verify that L6615N is sourced from the original manufacturer or authorized distributors?

All L6615N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L6615N meets industry standards.

7.What is the process for return or replacement of L6615N?

All L6615N units undergo pre-shipment inspection (PSI). If there is an issue with L6615N, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L6615N part is unused and in its original packaging.

Return procedure for L6615N:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…