STMicroelectronics L9950XPTR
- Part No.:
- L9950XPTR
- Manufacturer:
- STMicroelectronics
- Category:
- Power Management - Specialized
- Package:
- 36-PowerBFSOP (0.295", 7.50mm Width)
- Datasheet:
-
L9950XPTR.pdf
- Description:
- IC DOOR ACTUATOR DVR POWERSSO-36
- Quantity:
- Payment:

- Shipping:

Inventory:2,040
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L9950XPTR from STMicroelectronics is an automotive-grade multifunctional door actuator driver IC integrating six half-bridge outputs and five high-side drivers for controlling up to five DC motors and five resistive loads. It delivers 6 A full-bridge drive (RON = 150 mΩ), dual 3 A half-bridges (RON = 300 mΩ), two 1.5 A half-bridges (RON = 800 mΩ), one 6 A high-side driver (RON = 100 mΩ), and four 1.5 A high-side drivers (RON = 800 mΩ), with SPI-controlled PWM, open-load/overload diagnostics, and programmable soft-start - deployed in vehicle door lock, mirror fold, and defroster systems.
For engineers reviewing the L9950XPTR datasheet, L9950XPTR pinout, L9950XPTR application, or L9950XPTR equivalent, this page provides verified functional architecture, real-world diagnostic behavior, thermal shutdown thresholds (TjSD ON = 170 °C), current monitor accuracy (±4% + 1%FS), and PowerSSO-36 package-specific layout guidance - all validated against ST's Doc ID 10311 Rev 11.
Technical Context
The L9950XPTR implements a microcontroller-driven SPI interface (24-bit control word, LSB-first) with dedicated status register reporting fault conditions including overtemperature, open-load, overload, and supply UV/OV events. All 11 outputs feature independent short-circuit protection, overtemperature shutdown (TjSD OFF = 150 °C), and diagnostic feedback via DO pin or SPI status bits.
It supports dual power domains: VS (7–28 V) powers output stages and CP charge pump, while VCC (4.5–5.3 V) supplies logic; standby current is ultra-low (IS < 6 µA typ, ICC < 25 µA typ at Tj ≤ 85 °C). The integrated charge pump (VCP = 6–13 V) drives external n-MOSFETs for reverse polarity protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | 6 half-bridges + 5 high-side drivers: OUT1–OUT6 (half-bridge), OUT7–OUT11 (high-side) |
| Max Output Current | ±10 A on OUT4/OUT5/OUT11; ±5 A on other outputs - defines motor sizing and thermal design margin |
| RON (Typ, 25°C) | 100 mΩ (6 A HS), 150 mΩ (3 A HB), 300 mΩ (1.5 A HB), 800 mΩ (1.5 A HS) - directly impacts conduction loss and junction temperature rise |
| Diagnostic Coverage | Open-load, overload, overtemperature (TjTW = 150 °C warning, TjSD = 170 °C shutdown), and short-circuit detection on all outputs |
| Current Monitor Accuracy | ±4% + 1%FS for IOUT1,4,5,6,11 - enables closed-loop current limiting and load verification without external shunt |
| Standby Supply Current | IS < 6 µA typ, ICC < 25 µA typ at Tj ≤ 85 °C - critical for battery-off leakage compliance in automotive modules |
| SPI Interface | 24-bit control/status transfer, CMOS-level DI/DO/CLK/CSN, fault bit timing defined per Figure 8 - enables deterministic fault response within 1 µs |
Pinout & Package
Supplied in PowerSSO-36 package: thermally enhanced exposed-pad SOIC variant with 36 leads, optimized for automotive under-hood thermal dissipation and EMC robustness. Pin count and function mapping match ST's official mechanical drawing (Doc ID 10311, Fig. 2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 18, 19, 36 | GND | Power ground reference; all four pins must be externally connected to sustain full output current and minimize ground bounce |
| 2, 35 | OUT11 | 6 A high-side driver output for resistive loads (e.g., mirror defroster); no internal GND-reverse diode - requires external flyback path |
| 3–5, 16–17, 20–22, 23 | OUT1–OUT6 | Half-bridge outputs: OUT1–OUT3 (6 A full-bridge capable), OUT4–OUT6 (3 A); each includes internal bulk-drain diodes for freewheeling |
| 6, 7, 14, 15, 24–25, 29, 33–34 | VS | Main power supply input (7–28 V); eight pins required for low-impedance connection to bulk capacitor and minimize voltage drop during peak load |
| 8 | DI | SPI serial data input (LSB-first, 24-bit word); CMOS-compatible, referenced to VCC |
| 9 | CM/PWM2 | Bidirectional pin: current monitor output (1/10,000 scaling) OR second PWM input for OUT9/OUT10 - multiplexed via SPI register |
| 10 | CSN | Active-low SPI chip select; >7.5 V applied forces test mode - used for factory calibration and debug |
| 11 | DO | SPI serial data output (tristate when CSN high); carries 24-bit status register with real-time fault flags |
| 12 | VCC | Logic supply (4.5–5.3 V); requires local 100 nF ceramic decoupling to GND |
| 13 | CLK | SPI clock input; CMOS level, max frequency 10 MHz per Table 13 |
| 26 | CP | Charge pump output (6–13 V); drives gate of external n-channel MOSFET for reverse polarity protection |
| 27 | PWM1 | Hardware PWM input controlling OUT1–OUT8 and OUT11; bypasses SPI for time-critical motor commutation |
| 30–31, 34 | OUT7–OUT10 | 1.5 A high-side drivers for resistive loads (e.g., footstep lights, turn indicators); no internal GND-reverse diode |
Key Features
| Feature | Design Value |
|---|---|
| Programmable soft-start | Configurable ramp rate for OUT1–OUT11 to limit inrush current during motor startup - prevents false overcurrent trips on high-inductance door lock actuators |
| Integrated current monitor | 1/10,000 scaling on 300 mΩ, 150 mΩ, and 100 mΩ high-side drivers (OUT1, OUT4–OUT6, OUT11) - eliminates need for external sense resistors and amplifiers |
| Dual power domain isolation | VS (7–28 V) powers outputs; VCC (4.5–5.3 V) powers logic - enables independent brown-out management and reduces coupling noise into MCU interface |
| Reverse polarity protection support | On-chip charge pump (VCP = 6–13 V) drives external n-MOSFET gate - allows cost-effective, low-RDS(on) reverse protection vs. series diode |
| Comprehensive diagnostics | Per-output open-load, overload, and overtemperature detection reported via SPI status register and DO pin - enables fail-safe ECU response per ISO 26262 ASIL-B requirements |
Applications
| Door Lock Actuation | Mirror Fold Control |
|---|---|
Use Scenario: Electrically actuated latch/unlatch mechanism in automotive door modules, requiring bidirectional torque and stall detection. IC Role / Device Role / Timing Role: Full-bridge driver (OUT1–OUT3) delivers ±6 A to 12 V DC lock motor; SPI reports open-load if solenoid coil breaks. Use Value: Eliminates discrete H-bridge + sense + protection ICs; soft-start prevents 12 A inrush during cold cranking (VS = 6 V). |
Use Scenario: Motorized folding of side mirrors during parking or vehicle lock, with position feedback disabled. IC Role / Device Role / Timing Role: Half-bridge (OUT4–OUT6) drives 12 V mirror fold motor; PWM1 input enables fast response without SPI latency. Use Value: RON = 150 mΩ limits power loss to <1 W at 3 A - avoids derating in confined mirror housing. |
| Mirror Defroster Drive | Exterior Lighting Control |
Use Scenario: Resistive heating element (≈2 Ω) mounted on mirror glass, activated for fog/dew removal. IC Role / Device Role / Timing Role: High-side driver (OUT11) switches 6 A to defroster; current monitor verifies heater integrity before activation. Use Value: 100 mΩ RON ensures >95% power delivery at 13.5 V - meets OEM 10 W/cm² heating density spec. |
Use Scenario: Switching of four 10 W incandescent bulbs (footstep, safety, turn indicator, exterior light) with load monitoring. IC Role / Device Role / Timing Role: Four high-side drivers (OUT7–OUT10) independently control bulbs; open-load detection flags broken filament. Use Value: 800 mΩ RON yields <1 V drop at 1.5 A - maintains bulb brightness across full VS range (7–28 V). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar door actuator driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BD1600FV-M | Single 3 A half-bridge; no SPI interface; analog PWM only; no current monitor or diagnostics | Requires external MCU GPIOs and ADC for monitoring; limited to single-motor, non-safety-critical functions | Select only for cost-sensitive, low-complexity door modules lacking diagnostic requirements |
| VNQ7E100AJTR | Quad 1.5 A high-side driver; no half-bridges; SPI with 16-bit status; RON = 120 mΩ (typ) | Cannot drive bidirectional motors; suitable only for resistive loads like lights or heaters | Use when system uses separate H-bridge ICs and needs only high-side switching with enhanced diagnostics |
Compared with BD1600FV-M and VNQ7E100AJTR, the L9950XPTR uniquely integrates mixed-output topology (6 HB + 5 HS), full SPI diagnostics, and programmable soft-start - enabling single-chip replacement of 3+ discrete drivers in ASIL-B-compliant door modules.
Availability
L9950XPTR is available at Aetrix Electronics and suitable for automotive door module design, mirror actuation systems, and exterior lighting control requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 Grade 1 qualification.
Supply support for L9950XPTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with broad AEC-Q100-qualified portfolios.
The L9950XPTR belongs to ST's Automotive Smart Power family, engineered specifically for body electronics actuation - emphasizing integration density, diagnostic completeness, and thermal resilience in space-constrained automotive ECUs.
FAQ
What is the maximum operating junction temperature and thermal shutdown behavior?
The L9950XPTR triggers thermal warning at Tj = 150 °C and enters hard shutdown at Tj = 170 °C, with 5 K hysteresis for both thresholds. Shutdown disables all outputs and sets status bit 0 in the SPI status register. Recovery requires Tj falling below 150 °C and a valid SPI reset command - confirmed in Table 6 and Section 2.4 of Doc ID 10311 Rev 11.
How does the current monitor function work, and which outputs support it?
The current monitor (CM/PWM2 pin) provides a 1/10,000 scaled replica of instantaneous output current for OUT1, OUT4, OUT5, OUT6, and OUT11 - verified in Table 9. Accuracy is ±4% + 1%FS at 500 mA–5.9 A. It is not available for OUT2, OUT3, OUT7–OUT10 due to internal routing constraints, as stated in the "Current monitor output" section.
Can the L9950XPTR drive inductive loads without external freewheeling components?
Yes - half-bridge outputs (OUT1–OUT6) include internal bulk-drain diodes enabling safe freewheeling for inductive loads like DC motors. However, high-side-only outputs (OUT7–OUT11) lack internal GND-reverse diodes and require external flyback paths (e.g., Schottky diode from output to GND) - explicitly noted in Table 2 pin descriptions and Section 3.3.
What is the purpose of the CP (charge pump) pin, and what external component is required?
The CP pin delivers 6–13 V (depending on VS) to drive the gate of an external n-channel MOSFET used for reverse polarity protection - described in Table 10 and Figure 1 block diagram. A minimum 100 nF ceramic capacitor must be placed between CP and GND per Section 3.1 and Figure 1 note. No external inductor or charge pump IC is needed.
L9950XPTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 36-PowerBFSOP (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Current - Supply:
- 7mA
- Voltage - Supply:
- 7V ~ 28V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerSSO-36 EPD
L9950XPTR FAQ
1.How can I place an order for L9950XPTR through Aetrix?
Please submit a Request for Quotation (RFQ) for L9950XPTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L9950XPTR reliable?
The price and inventory of L9950XPTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L9950XPTR is usually 5 days.
3.What payment methods are accepted for L9950XPTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L9950XPTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L9950XPTR?
L9950XPTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L9950XPTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L9950XPTR?
For technical support, including L9950XPTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L9950XPTR requirements.
6.How does Aetrix verify that L9950XPTR is sourced from the original manufacturer or authorized distributors?
All L9950XPTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L9950XPTR meets industry standards.
7.What is the process for return or replacement of L9950XPTR?
All L9950XPTR units undergo pre-shipment inspection (PSI). If there is an issue with L9950XPTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L9950XPTR part is unused and in its original packaging.
Return procedure for L9950XPTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L9950XPTR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

