STMicroelectronics L9951XPTR
- Part No.:
- L9951XPTR
- Manufacturer:
- STMicroelectronics
- Category:
- Power Management - Specialized
- Package:
- 36-PowerBFSOP (0.295", 7.50mm Width)
- Datasheet:
-
L9951XPTR.pdf
- Description:
- IC DVR DOOR ACTUATOR POWERSSO-36
- Quantity:
- Payment:

- Shipping:

Inventory:4,102
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
L9951XPTR from STMicroelectronics is an automotive-grade rear door actuator driver IC integrating three half-bridge outputs (OUT1–OUT3) and two high-side drivers (OUT4–OUT5) for controlling DC motors and resistive loads in vehicle door modules. It delivers 7.4 A (OUT1, RON = 150 mΩ), 5 A (OUT2/OUT3, RON = 200 mΩ), and 1.25 A (OUT4/OUT5, RON = 800 mΩ) with SPI-controlled PWM, open-load/overload diagnostics, and <3 µA standby current - deployed in rear door lock, safe-lock, and interior lighting circuits.
For engineers reviewing the L9951XPTR datasheet, L9951XPTR pinout, L9951XPTR application, or L9951XPTR equivalent, key selection considerations include its PowerSSO-36 package, five-channel programmable drive architecture, integrated charge pump for reverse polarity protection, and diagnostic reporting via SPI status register - critical for ASIL-B–aligned body electronics design.
Technical Context
The L9951XPTR implements a microcontroller-driven, SPI-configurable driver architecture with three independent half-bridges (OUT1–OUT3) supporting bidirectional motor control (forward/reverse/brake/high-Z), and two dedicated high-side drivers (OUT4–OUT5) optimized for grounded resistive loads like incandescent bulbs. All outputs feature real-time current monitoring, overtemperature shutdown (Tj = 170 °C), and open-load detection via internal voltage comparators.
Its dual-supply design separates VS (7–28 V, motor power rail) from VCC (4.5–5.3 V, logic supply), enabling robust operation under automotive battery transients. The CM/PWM pin serves as a bidirectional interface: sourcing 1:10,000 current-sense signals (±4% accuracy) or accepting PWM commands to modulate all five outputs simultaneously - with soft-start programmability mitigating inrush currents exceeding rated limits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Three half-bridges (OUT1–OUT3) + two high-side drivers (OUT4–OUT5) |
| Max Output Current | OUT1: 7.4 A; OUT2/OUT3: 5 A; OUT4/OUT5: 1.25 A - defines motor torque and bulb wattage support (e.g., 10 W lights) |
| RON (Typ., 25°C) | OUT1: 150 mΩ; OUT2/OUT3: 200 mΩ; OUT4/OUT5: 800 mΩ - determines conduction loss and thermal derating at full load |
| Standby Current | IS < 3 µA (Tj ≤ 85°C) - enables ultra-low-power sleep mode for always-on vehicle systems |
| Diagnostic Coverage | Open-load, overload, overtemperature, and short-circuit detection on all five outputs - reported via SPI status register bits |
| Supply Voltage Range | VS: 7–28 V; VCC: 4.5–5.3 V - supports cold-crank (6 V) to load-dump (28 V) automotive transients |
| Interface | 4-wire SPI (CSN, CLK, DI, DO) with 16-bit command/status registers - enables deterministic, noise-immune communication in EMI-heavy environments |
Pinout & Package
Package: PowerSSO-36 - thermally enhanced, exposed-pad surface-mount package with integrated heat slug for automotive under-hood thermal management (RthJA = 35 °C/W, RthJC = 2.5 °C/W).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 18, 19, 36 | GND | Power ground reference; all four pins must be externally connected to handle full output current return paths |
| 6, 7, 14, 15, 23, 24, 29, 32 | VS | Main power supply input (7–28 V); eight pins required for low-impedance connection to battery rail and decoupling capacitor |
| 3, 4, 34 | OUT1 | Half-bridge output 1 (7.4 A); internally connected HS+LS DMOS pair with bulk diodes for freewheeling |
| 16, 17 | OUT2 | Half-bridge output 2 (5 A); identical topology to OUT1, isolated for independent motor control |
| 20, 21 | OUT3 | Half-bridge output 3 (5 A); supports third actuator or dual-coil lock mechanism |
| 33, 35 | OUT4 / OUT5 | High-side drivers (1.25 A each); no internal low-side diode - intended for grounded bulbs/resistors only |
| 9 | CM/PWM | Bidirectional pin: sources 1:10,000 current monitor signal OR accepts PWM duty-cycle commands for all outputs |
| 10 | CSN | Active-low SPI chip select; >7.5 V triggers test mode - enables in-system diagnostics without external hardware |
| 26 | CP | Charge pump output (6–13 V); drives external N-MOSFET gate for reverse-polarity protection in battery feed path |
| 27 | EN | Hardware enable input; pulled to GND to enter standby mode (IS < 3 µA) and clear all registers |
Key Features
| Feature | Design Value |
|---|---|
| Programmable softstart | Configurable delay to limit inrush current during motor startup - prevents false overload trips when driving loads >7.4 A transiently |
| Integrated current monitor | 1:10,000 scaling with ±4% accuracy (full-scale 600 µA) - enables closed-loop current regulation without external sense resistors |
| Full diagnostic reporting | SPI-accessible status register with dedicated bits for open-load, overload, thermal warning (150 °C), and thermal shutdown (170 °C) |
| Reverse polarity protection support | Dedicated CP pin driving external N-MOSFET gate - eliminates need for series Schottky diode and associated 0.4 V drop/power loss |
| Automotive qualification | AEC-Q100 Grade 1 (−40 to +125 °C ambient), HBM ESD ±8 kV on outputs - validated for rear door module deployment |
Applications
| Rear Door Lock Actuation | Rear Safe-Lock Mechanism |
|---|---|
|
Use Scenario: Electrically actuated deadbolt engagement/disengagement in rear passenger doors, triggered by remote keyless entry or central locking system. IC Role / Device Role / Timing Role: OUT1 drives 12 V DC lock motor bidirectionally (forward for lock, reverse for unlock); SPI configures direction, PWM duty, and monitors stall current. Use Value: Integrated open-load detection confirms mechanical linkage integrity; <3 µA standby current preserves battery during vehicle sleep mode. |
Use Scenario: Secondary safety lock activation after primary lock engages - preventing accidental door opening during motion. IC Role / Device Role / Timing Role: OUT2 controls dedicated safe-lock solenoid; programmable softstart avoids inrush-induced voltage sag on shared VS rail. Use Value: Overload diagnostic flags jammed mechanisms before motor burnout; thermal shutdown (170 °C) protects against sustained overcurrent. |
| Rear Interior Lighting Control | Rear Courtesy Light Dimming |
|
Use Scenario: Switching 5–10 W incandescent bulbs for rear dome/map lights upon door opening or ignition state change. IC Role / Device Role / Timing Role: OUT4 and OUT5 serve as high-side switches for grounded bulbs; CM/PWM pin provides analog dimming via PWM input. Use Value: 800 mΩ RON ensures <0.5 W conduction loss per channel at 1.25 A - minimizing thermal stress in confined door cavity space. |
Use Scenario: Gradual ramp-up/ramp-down of rear courtesy light intensity to enhance user experience and reduce glare. IC Role / Device Role / Timing Role: SPI writes PWM duty cycle to internal registers; OUT4/OUT5 modulate bulb current at 100–500 Hz carrier frequency. Use Value: Bidirectional CM/PWM pin eliminates need for separate dimming controller; current monitor validates actual light intensity vs. commanded level. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar rear door actuator driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VNQ5E160K-E | Single-channel high-side driver (1.6 A), no half-bridges or SPI interface; requires external logic for motor control | Limited to resistive loads only; cannot replace L9951XPTR's dual-motor + lighting integration | Select only if replacing individual high-side functions - not suitable for full door module consolidation |
| L9958TR | Octal high-side driver (0.5 A/channel), no half-bridges, no current monitor, SPI-only diagnostics (no control) | Designed for mirror/window actuators - lacks motor drive capability and softstart for inductive loads | Use for distributed architecture where motor drivers are separate; not a functional substitute for L9951XPTR's integrated solution |
Compared with VNQ5E160K-E and L9958TR, the L9951XPTR uniquely integrates motor drive, lighting control, diagnostics, and programmable softstart in one PowerSSO-36 package - reducing BOM count and PCB area while enabling centralized door ECU architecture.
Availability
L9951XPTR is available at Aetrix Electronics and suitable for automotive rear door modules, body control units, and OEM door actuator assemblies requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for L9951XPTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with broad AEC-Q100–qualified portfolios.
The L9951XPTR belongs to ST's "Automotive Smart Power" product line, engineered specifically for intelligent, diagnostic-rich actuator control in vehicle body electronics - emphasizing functional safety, thermal resilience, and system-level integration.
FAQ
What is the maximum junction temperature and thermal protection behavior of the L9951XPTR?
The L9951XPTR features two-tier thermal protection: temperature warning triggers at Tj = 150 °C (hysteresis 20 °C), signaling potential overheating via SPI status bit; thermal shutdown activates at Tj = 170 °C (hysteresis 5 °C), disabling all outputs until junction cools to 150 °C. This dual threshold prevents intermittent faults while ensuring fail-safe operation in sealed door cavities.
How does the CM/PWM pin function in current monitoring versus PWM input modes?
The CM/PWM pin operates in two mutually exclusive modes controlled by SPI register bits 9–11: in current monitor mode, it sources a 1:10,000 scaled replica of OUT1–OUT5 current (±4% accuracy); in PWM input mode, the same pin accepts externally generated PWM signals to set duty cycle for all outputs simultaneously - eliminating need for multiple MCU PWM channels.
Can the L9951XPTR drive inductive loads without external flyback components?
Yes - each half-bridge (OUT1–OUT3) integrates internal bulk-drain diodes (HS-to-VS and LS-to-GND) enabling freewheeling for DC motors and solenoids. High-side drivers (OUT4–OUT5) lack low-side diodes but include ESD protection diodes to GND; external flyback diodes are recommended for highly inductive resistive loads to prevent voltage overshoot beyond VS+11 V rating.
What is the purpose of the CP (charge pump) pin, and how is it used in reverse polarity protection?
The CP pin delivers 6–13 V (depending on VS) to drive the gate of an external N-channel MOSFET placed in the battery feed path. When VS is reversed, the MOSFET remains off, blocking current - achieving reverse polarity protection with <0.05 V forward drop versus ~0.4 V for Schottky diodes. This improves efficiency and thermal performance in always-connected automotive systems.
L9951XPTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 36-PowerBFSOP (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Current - Supply:
- 7mA
- Voltage - Supply:
- 7V ~ 28V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerSSO-36 EPD
L9951XPTR FAQ
1.How can I place an order for L9951XPTR through Aetrix?
Please submit a Request for Quotation (RFQ) for L9951XPTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for L9951XPTR reliable?
The price and inventory of L9951XPTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L9951XPTR is usually 5 days.
3.What payment methods are accepted for L9951XPTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L9951XPTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for L9951XPTR?
L9951XPTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your L9951XPTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for L9951XPTR?
For technical support, including L9951XPTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L9951XPTR requirements.
6.How does Aetrix verify that L9951XPTR is sourced from the original manufacturer or authorized distributors?
All L9951XPTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L9951XPTR meets industry standards.
7.What is the process for return or replacement of L9951XPTR?
All L9951XPTR units undergo pre-shipment inspection (PSI). If there is an issue with L9951XPTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The L9951XPTR part is unused and in its original packaging.
Return procedure for L9951XPTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
L9951XPTR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

