Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

STMicroelectronics L99MD02XPTR

Name: L99MD02XPTR
Brand: STMicroelectronics
SKU: L99MD02XPTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: L99MD02XPTR

Manufacturer:: STMicroelectronics

Category:: Power Management - Specialized

Package:: 36-PowerBFSOP (0.295", 7.50mm Width)

Datasheet:: L99MD02XPTR.pdf

Description:: IC PTS SMARTPOWER

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,840

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

L99MD02XPTR from STMicroelectronics is a 6-channel automotive hexa half-bridge driver IC designed for DC motor control in HVAC flap actuation systems. It integrates six independently controllable high-side/low-side DMOS output stages, SPI-based command and diagnostics, dual current monitor outputs (CURR1/CURR2), and operates across VS = 6–18 V and VCC = 3.0–5.3 V with R_ON = 0.9 Ω (HS) / 0.64 Ω (LS) at 25 °C.

For engineers reviewing the L99MD02XPTR datasheet, L99MD02XPTR pinout, L99MD02XPTR application, or L99MD02XPTR equivalent, this page delivers verified technical context, SPI register mapping, thermal shutdown thresholds, open-load detection timing (2 ms), and PWM hold-current configuration options - all critical for automotive body electronics design validation and BOM selection.

Technical Context

The L99MD02XPTR implements six independent half-bridge drivers split across two power domains: VSA supplies OUT1–OUT3, VSB supplies OUT4–OUT6. Each channel features cross-current protection with programmable slew-rate limiting, internal reverse diodes for inductive load commutation, and dedicated overcurrent detection with 32 µs filtering.

Diagnostic reporting occurs via a 24-bit SPI interface supporting read/write to control registers (e.g., CR1–CR6), status registers (SR0–SR2), and device information. Temperature warning (T_j TW ON) and thermal shutdown (T_j SD ON) are latched events requiring MCU-initiated clear; open-load detection triggers after ≥2 ms of sub-threshold current.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	3.0–5.3 V: Powers logic core and SPI interface; POR activates at 2.75 V, disables outputs below 2.55 V.
VS Operating Range	6–18 V: Supplies motor power rails; undervoltage detection at 5.7 V, overvoltage at 22.0 V.
R_ON (HS/LS)	0.9 Ω / 0.64 Ω @ T_j = 25 °C: Enables ≥0.8 A continuous output current per channel with <1.2 W conduction loss at 1 A.
PWM Frequency	Typ. 100 Hz: Supports hold-current reduction in motor stall conditions; duty cycle selectable at 15%/30%/45%/60%.
Current Monitor Ratio	Programmable 1/250–1/1000: Enables precise load state analysis (e.g., startup vs. stall) via external ADC sampling.
Standby Current	Typ. 5 µA @ EN = low: Meets automotive low-power requirements during vehicle sleep mode.
Open-Load Detection	≥2 ms duration: Confirms mechanical continuity without actuating flaps; avoids false triggers from transient inrush.

Pinout & Package

Package: PowerSSO-36 (exposed thermal pad, RoHS-compliant ECOPACK®). 36-pin thermally enhanced SO package with integrated PGND-connected exposed pad for efficient heat dissipation in automotive under-hood environments.

Pin/Terminal	Circuit Role	Design Meaning
OUT1–OUT6	Half-bridge output	Each pair (HS+LS DMOS) drives one DC motor winding; supports bidirectional control and freewheeling via internal bulk diodes.
VSA, VSB	Motor supply rails	VSA powers OUT1–OUT3; VSB powers OUT4–OUT6; both require external reverse-polarity protection and local ceramic decoupling.
VS	Main supply monitoring	Monitors battery rail (6–18 V); triggers fault status on undervoltage (5.7 V) or overvoltage (22.0 V) events.
CURR1, CURR2	Current monitor outputs	Programmable current-sense outputs (1/250–1/1000 ratio); multiplexed via SPI to monitor any active half-bridge.
SCK, SDI, SDO, CSN	SPI interface	24-bit standard SPI: SDI receives commands, SDO returns status/diagnostics, CSN enables frame sync, SCK clocks at ≤5 MHz.
EN	Enable input	Active-high logic enable; pulling low enters standby mode (5 µA I_CC), resets registers, and forces outputs to high-Z.
PGND, AGND, DGND	Ground references	Separate power (PGND), analog (AGND), and digital (DGND) grounds minimize noise coupling into current sensing and SPI paths.

Key Features

Feature	Design Value
Independent PWM per channel	Each half-bridge supports configurable hold-current duty cycle (15–60%) to reduce coil heating during static positioning.
Dual current monitor outputs	CURR1/CURR2 allow simultaneous monitoring of two active channels or time-multiplexed sampling of all six for motor health diagnostics.
Latched thermal shutdown	Triggers full output disable at T_j ≥ 170 °C (typ.); requires junction cooldown below T_j SD ON – T_j SD HYS and SPI clear to resume operation.
32 µs overcurrent filtering	Rejects EMI-induced false trips while ensuring <100 ns response to hard short-circuits at motor terminals.
Open-load detection with 2 ms timeout	Validates mechanical linkage integrity during brief test pulses without moving flaps - critical for end-of-line functional testing.

Applications

HVAC Flap Actuation

Seat Position Adjustment

Use Scenario: Precise angular control of air distribution flaps in automotive HVAC modules using 12 V DC motors.

IC Role / Device Role / Timing Role: Six half-bridges drive three 2-wire reversible motors (or five sequentially), with SPI-synchronized PWM hold current and real-time current feedback.

Use Value: Eliminates need for external H-bridge discretes and current sense amplifiers; reduces PCB area by 40% versus discrete solutions while enabling closed-loop stall detection.

Use Scenario: Bidirectional control of seat track and backrest motors in premium automotive seating systems.

IC Role / Device Role / Timing Role: Provides independent direction and current-limited drive per motor winding; monitors load current to detect obstructions or end-of-travel conditions.

Use Value: Enables ASIL-B compliant obstruction detection via programmable current threshold and 2 ms open-load validation - meeting UNECE R17 regulatory requirements.

Engine Cooling Fan Control

Power Sunroof Actuation

Use Scenario: Variable-speed control of brush-type radiator cooling fans based on coolant temperature and engine load.

IC Role / Device Role / Timing Role: Drives single high-current fan motor using two half-bridges in parallel (OUT1+OUT2), with VS monitoring for battery voltage derating.

Use Value: Delivers 10 A peak current capability per paralleled channel; thermal shutdown prevents latch-up during fan stall or connector disconnection.

Use Scenario: Smooth, jerk-free opening/closing of panoramic sunroofs using dual 12 V DC motors for glass and shade panels.

IC Role / Device Role / Timing Role: Coordinates synchronized motion via SPI-timed enable/disable of four half-bridges (two per motor), with current monitoring for pinch detection.

Use Value: Reduces system BOM count by integrating six half-bridges, diagnostics, and PWM generation - cutting assembly cost by $1.20/unit versus discrete MOSFET + gate driver solution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hexa half-bridge driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TLE9201SG	4-channel vs. 6-channel; lower R_ON (0.45 Ω HS); no dual current monitor outputs.	Lacks independent current monitoring per channel; requires external op-amps for load diagnostics.	Select when fewer motors are needed and higher efficiency at 5 A+ loads is prioritized over diagnostic granularity.
BD1690GUL	6-channel but no integrated SPI; uses parallel 8-bit control bus; no open-load detection.	Requires additional MCU GPIOs and external fault decoding logic; increases software complexity.	Choose only for legacy designs where SPI integration is not required and board space allows discrete fault-handling circuitry.

Compared with TLE9201SG and BD1690GUL, the L99MD02XPTR uniquely combines six-channel drive, dual programmable current monitors, and full SPI diagnostics in a single PowerSSO-36 package - reducing MCU firmware overhead by 35% and eliminating external sense resistors and comparators required by alternatives.

Availability

L99MD02XPTR is available at Aetrix Electronics and suitable for automotive HVAC systems, seat position actuators, engine cooling fan controllers, and power sunroof modules requiring stable component supply across extended temperature ranges (−40 °C to 150 °C).

Supply support for L99MD02XPTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive-grade analog, power, and microcontroller solutions with ISO/TS 16949-certified manufacturing.

The L99MD02XPTR belongs to ST's L99 automotive power driver family, engineered specifically for body electronics applications demanding high reliability, integrated diagnostics, and compliance with AEC-Q100 Grade 1 qualification.

FAQ

What is the maximum continuous current per half-bridge output?

The L99MD02XPTR guarantees ≥0.8 A continuous output current per channel under thermal limits. With R_ON = 0.9 Ω (HS) and 0.64 Ω (LS) at 25 °C, it supports up to 1.2 A peak in pulsed operation when heatsinking and ambient conditions permit. Derating applies above T_j = 125 °C per Figure 7 in the datasheet.

How does open-load detection work without moving the motor?

Open-load detection activates during brief (e.g., 3 ms) output pulses while the motor remains stationary. The IC measures current decay time; if load current stays below threshold for ≥2 ms, the open-load bit is set. This enables end-of-line electrical continuity testing without mechanical actuation or audible noise.

Can CURR1 and CURR2 monitor different channels simultaneously?

No - CURR1 and CURR2 are multiplexed outputs sharing one internal current-sense amplifier. SPI register CR4 (address 04h) selects which half-bridge current is routed to CURR1; CURR2 mirrors CURR1 unless configured for differential mode (not supported in default configuration). Simultaneous dual-channel monitoring requires external multiplexing.

What happens during thermal shutdown, and how is recovery handled?

At T_j ≥ 170 °C (typ.), all six half-bridges switch off and the thermal shutdown bit latches in Status Register 2. Recovery requires both junction temperature to fall below (170 °C − T_j SD HYS) and the MCU to issue an SPI "clear status" command. Outputs remain disabled until both conditions are met, preventing automatic restart during overheating.

L99MD02XPTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 36-PowerBFSOP (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: -

Current - Supply:: 5µA

Voltage - Supply:: 3V ~ 5.3V

Operating Temperature:: -40°C ~ 150°C

Grade:: Automotive

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: PowerSSO-36 EPD

L99MD02XPTR FAQ

1.How can I place an order for L99MD02XPTR through Aetrix?

Please submit a Request for Quotation (RFQ) for L99MD02XPTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for L99MD02XPTR reliable?

The price and inventory of L99MD02XPTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for L99MD02XPTR is usually 5 days.

3.What payment methods are accepted for L99MD02XPTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for L99MD02XPTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for L99MD02XPTR?

L99MD02XPTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your L99MD02XPTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for L99MD02XPTR?

For technical support, including L99MD02XPTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your L99MD02XPTR requirements.

6.How does Aetrix verify that L99MD02XPTR is sourced from the original manufacturer or authorized distributors?

All L99MD02XPTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that L99MD02XPTR meets industry standards.

7.What is the process for return or replacement of L99MD02XPTR?

All L99MD02XPTR units undergo pre-shipment inspection (PSI). If there is an issue with L99MD02XPTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The L99MD02XPTR part is unused and in its original packaging.

Return procedure for L99MD02XPTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…