My Inquiry
My Account
Texas Instruments LM2104DR
- Part No.:
- LM2104DR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM2104DR.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM2104DR from Texas Instruments is a high-voltage half-bridge gate driver IC designed to control N-channel MOSFETs in synchronous buck and half-bridge topologies. It delivers 0.5-A peak source / 0.8-A peak sink output current, features 475-ns fixed internal dead time, 8-V typical GVDD undervoltage lockout, and supports up to 105-V BST-to-SH operating voltage - enabling robust motor drive and UPS applications.
For engineers reviewing the LM2104DR datasheet, LM2104DR pinout, LM2104DR application, or LM2104DR equivalent, this page provides verified technical context, confirmed pin functions, real-world switching timing data (115-ns propagation delay), UVLO thresholds across temperature, and validated alternative options for BLDC, PMSM, and battery-powered power stage designs.
Technical Context
The LM2104DR integrates a floating high-side driver with robust level-shifting circuitry referenced to the SH node, enabling operation with up to 105-V BST–SH differential voltage while maintaining tight propagation delay matching (<15 ns skew between GH and GL paths). Its built-in cross-conduction prevention logic enforces 475-ns minimum dead time regardless of input transition timing.
UVLO protection operates independently on GVDD (8.75-V rising threshold) and BST–SH (8.5-V rising threshold), each with 0.45-V hysteresis to prevent chatter during brownout conditions. The device accepts TTL/CMOS-compatible inputs at IN and SD pins, both featuring 200-kΩ internal pulldown resistors to ensure safe default-low outputs when floating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 0.5-A peak source / 0.8-A peak sink per channel - sufficient to drive 17-nC gate charge MOSFETs at 50 kHz without external buffers |
| Dead Time | 475-ns fixed internal dead time - eliminates shoot-through risk in half-bridge configurations without external timing components |
| Propagation Delay | 115-ns typical (IN to GL/GH) - enables precise PWM timing control in high-frequency motor drives up to 200 kHz |
| BST Voltage Rating | 107-V absolute maximum BST-to-SH - supports high-bus applications including e-bike inverters and offline UPS |
| SH Transient Rating | –19.5-V negative transient handling on SH - withstands aggressive body-diode recovery spikes in hard-switching topologies |
| UVLO Thresholds | GVDD: 8.75-V rise / 7.7-V fall; BST–SH: 8.5-V rise / 7.15-V fall - ensures reliable startup and fault recovery across –40°C to 125°C |
| Input Compatibility | TTL/CMOS logic levels on IN and SD - interoperable with 3.3-V microcontrollers and 5-V PWM controllers without level shifters |
Pinout & Package
LM2104DR is housed in an industry-standard 8-pin SOIC (D package), 4.9 mm × 6.0 mm footprint, compatible with automated assembly and thermal relief pad layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GVDD | Low-side gate driver supply rail | Must be decoupled with ≤1-µF X7R ceramic capacitor placed within 2 mm of pin - powers GL stage and internal logic |
| 2 IN | PWM control input | TTL/CMOS-compatible single-input signal - high = GL off / GH on; low = GL on / GH off; internal 200-kΩ pulldown ensures safe default state |
| 3 SD | Inverting shutdown input | Active-low logic - pulls both GH and GL low regardless of IN state; internal 200-kΩ pulldown prevents false triggering |
| 4 GND | Reference ground | Common return for GVDD, IN, SD, and GL - must be low-inductance connection to minimize noise coupling into high-side level shifter |
| 5 GL | Low-side gate driver output | Ground-referenced output driving low-side MOSFET gate - capable of 0.8-A sink to rapidly discharge gate capacitance |
| 6 SH | High-side source reference | Switch-node connection point - referenced to source of high-side MOSFET; handles –19.5-V transients and DC down to –1 V |
| 7 GH | High-side gate driver output | Floating output referenced to SH - drives high-side MOSFET gate with 0.5-A source current for fast turn-on |
| 8 BST | Bootstrap supply rail | Connects to positive terminal of bootstrap capacitor - supplies high-side driver stage; requires low-ESL/X7R ceramic ≥100 nF |
Key Features
| Feature | Design Value |
|---|---|
| Built-in cross-conduction prevention | Hardware-enforced 475-ns dead time eliminates need for external timing circuits or controller-level dead-time insertion |
| –19.5-V SH transient tolerance | Enables use in high-dV/dt motor drives without external clamping diodes - reduces BOM count and layout complexity |
| Dual independent UVLO | Separate GVDD and BST–SH monitoring prevents partial operation - high-side disables silently during bootstrap under-voltage while low-side remains functional |
| 115-ns matched propagation delay | Ensures <15-ns skew between GH and GL edges - critical for minimizing duty-cycle error in high-resolution PWM systems |
| TTL/CMOS input compatibility | Eliminates level-shifting components for 3.3-V or 5-V controllers - simplifies interface design and improves noise immunity |
Applications
| Brushless DC Motor Drive | Offline Uninterruptible Power Supply |
|---|---|
Use Scenario: Driving N-channel half-bridge inverter stages for cordless power tools and e-scooter traction control. IC Role / Device Role / Timing Role: Half-bridge gate driver providing synchronized, shoot-through–protected switching of high- and low-side MOSFETs using single PWM input. Use Value: 475-ns fixed dead time and –19.5-V SH transient rating enable reliable operation under high-current commutation spikes without external protection. |
Use Scenario: Controlling bidirectional power flow in line-interactive UPS inverters with 100–120-V DC bus. IC Role / Device Role / Timing Role: High-voltage gate driver managing synchronous rectification and inverter switching in dual-mode AC/DC conversion. Use Value: 107-V BST absolute maximum rating and 105-V recommended BST–SH operation support direct integration with 96-V battery stacks. |
| Servo Motor Control | Battery Test Equipment |
Use Scenario: Precision current-loop actuation in industrial servo amplifiers requiring fast, jitter-free gate timing. IC Role / Device Role / Timing Role: Low-propagation-delay (115-ns) gate driver delivering tightly matched GH/GL edges for accurate PWM duty-cycle fidelity. Use Value: <15-ns GH/GL delay skew minimizes dead-time-induced distortion in high-bandwidth torque control loops. |
Use Scenario: Bidirectional DC-DC converter in programmable battery cyclers simulating charge/discharge profiles up to 100 V. IC Role / Device Role / Timing Role: Robust half-bridge driver enabling rapid polarity reversal and regenerative braking waveforms. Use Value: Independent GVDD/BST UVLO allows graceful degradation - low-side remains active during bootstrap faults for controlled shutdown sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27211DR | Higher 4-A peak output current; no integrated dead time; requires external dead-time circuitry | Better suited for high-speed GaN FETs (>1-MHz switching); lacks LM2104DR's shoot-through immunity | Select UCC27211DR only when external dead-time control is preferred and higher drive strength is required for low-Qg devices |
| IR2104PbF | Lower 600-V BST rating; 600-ns typical dead time; no SH negative transient rating specified | Cost-optimized for 24–48-V BLDC drives; not rated for >–5-V SH excursions or >100-V bus applications | Choose IR2104PbF for cost-sensitive, low-bus-voltage applications where LM2104DR's robustness margins are unnecessary |
Compared with UCC27211DR and IR2104PbF, LM2104DR uniquely combines fixed shoot-through prevention, –19.5-V SH transient tolerance, and 107-V BST rating - making it the only option among the three qualified for high-noise, high-bus e-bike and UPS inverters without external protection or timing components.
Availability
LM2104DR is available at Aetrix Electronics and suitable for brushless DC motor drives, offline uninterruptible power supplies, and battery test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for LM2104DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management and motor control ICs.
The LM2104DR belongs to TI's high-voltage gate driver product line, engineered specifically for ruggedized half-bridge and synchronous buck applications in battery-powered and offline AC/DC systems.
FAQ
What is the absolute maximum voltage rating on the BST pin of the LM2104DR?
The LM2104DR has a 107-V absolute maximum rating on the BST pin relative to SH. This rating enables use in high-bus applications such as 96-V e-bike inverters and offline UPS systems. Operation above 105-V BST–SH is not recommended for continuous use, as the recommended maximum operating voltage is 105 V per the datasheet's Recommended Operating Conditions table.
Does the LM2104DR require external dead-time circuitry?
No, the LM2104DR does not require external dead-time circuitry. It integrates fixed internal dead time of 475 ns, enforced by hardware logic that prevents simultaneous high-side and low-side conduction. This eliminates shoot-through risk in half-bridge configurations without adding external components or relying on controller-level timing adjustments.
How does the LM2104DR handle negative voltage transients on the SH pin?
The LM2104DR supports –19.5-V negative transient voltage on the SH pin for pulses shorter than 100 ns, and –1-V DC below ground. This capability allows reliable operation during aggressive low-side MOSFET body-diode recovery events in high-dI/dt motor drives, reducing or eliminating the need for external Schottky clamps in many designs.
What are the UVLO thresholds for GVDD and BST–SH on the LM2104DR?
The LM2104DR features dual independent UVLO: GVDD rising threshold is 8.75 V (typical) with 0.45-V hysteresis; BST–SH rising threshold is 8.5 V (typical), also with 0.45-V hysteresis. These thresholds ensure safe startup and fault recovery across –40°C to 125°C ambient, and allow partial functionality - e.g., low-side operation continues if only BST–SH falls below UVLO.
Can the LM2104DR drive both N-channel MOSFETs in a high-side/low-side configuration?
Yes, the LM2104DR is explicitly designed to drive two N-channel MOSFETs in half-bridge or synchronous buck configurations. Its floating high-side driver stage, referenced to the SH pin, provides level-shifted gate control for the high-side N-FET, while the ground-referenced low-side driver controls the low-side N-FET - all from a single PWM input (IN) and shutdown signal (SD).
LM2104DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 1
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 9V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 500mA, 800mA
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 18ns, 18ns
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LM2104DR FAQ
1.How can I place an order for LM2104DR through Aetrix?
Please submit a Request for Quotation (RFQ) for LM2104DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM2104DR reliable?
The price and inventory of LM2104DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM2104DR is usually 5 days.
3.What payment methods are accepted for LM2104DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM2104DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM2104DR?
LM2104DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM2104DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM2104DR?
For technical support, including LM2104DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM2104DR requirements.
6.How does Aetrix verify that LM2104DR is sourced from the original manufacturer or authorized distributors?
All LM2104DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM2104DR meets industry standards.
7.What is the process for return or replacement of LM2104DR?
All LM2104DR units undergo pre-shipment inspection (PSI). If there is an issue with LM2104DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM2104DR part is unused and in its original packaging.
Return procedure for LM2104DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM2104DR Tags
-
ZXGD3009E6TA
Diodes Incorporated
-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments
-
MCP1416T-E/OT
Microchip Technology
-
MCP1402T-E/OT
Microchip Technology
-
MCP1415T-E/OT
Microchip Technology
-
MCP1401T-E/OT
Microchip Technology
-
IX4428NTR
Littelfuse Inc.
-
IRS2005STRPBF
Infineon Technologies
-
IRS2008STRPBF
Infineon Technologies
-
IX4310TTR
Littelfuse Inc.
-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
