Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

Texas Instruments LM26484SQE/NOPB

Name: LM26484SQE/NOPB
Brand: Texas Instruments
SKU: LM26484SQE/NOPB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LM26484SQE/NOPB

Manufacturer:: Texas Instruments

Category:: Power Management - Specialized

Package:: 24-WFQFN Exposed Pad

Datasheet:: LM26484SQE/NOPB.pdf

Description:: IC PMU REG BUCK/LDO DUAL 24WQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:598

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LM26484SQE/NOPB from Texas Instruments is a dual-buck + LDO controller power management unit for FPGA/ASIC core and I/O rail sequencing. It integrates two 2.0A synchronous step-down converters (0.8–3.5V output, ±1% V_FB accuracy), one NMOS-based LDO controller (0.8–1.5V, ±1.5% V_FB), power-on reset (nPOR), and thermal shutdown - all in a 5×4 mm WQFN-24 package. Used in automotive infotainment and networking routers requiring tight voltage regulation and flexible sequencing.

For engineers reviewing the LM26484SQE/NOPB datasheet, LM26484SQE/NOPB pinout, LM26484SQE/NOPB application, or LM26484SQE/NOPB equivalent, key selection criteria include dual-buck phase-shifted operation, externally adjustable LDO feedback, 2 MHz PWM switching, 180° clock interleaving for ripple reduction, and support for low-V_IN/low-V_OUT LI-LO NMOS configuration.

Technical Context

The LM26484SQE/NOPB implements voltage-mode control with input-voltage feed-forward for stable line/load regulation across 3.0–5.5V input. Its dual buck regulators operate 180° out-of-phase at 2 MHz nominal frequency, reducing input capacitor RMS current and output ripple. Each buck includes internal synchronous rectification, programmable soft-start (500 µs), and current-limit protection (3.2 A peak).

The integrated LDO controller drives an external NMOS FET in low-input–low-output (LI-LO) configuration, supporting up to 1 A output with post-regulation capability when powered by Buck2. Its feedback loop targets 0.50 V on LDOFB, enabling precise output setting via resistor divider (R5/R6), and remains stable under no-load conditions - critical for CMOS RAM keep-alive applications.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	3.0 V to 5.5 V - supports single-supply operation from common 3.3 V or 5 V rails without pre-regulation.
Buck Output Current	2.0 A per channel - sufficient for FPGA core logic (e.g., Xilinx Spartan-6, Intel Cyclone IV) and high-speed I/O banks.
Feedback Accuracy	±1.0% for bucks, ±1.5% for LDO - ensures tight regulation under load transients and temperature variation (−40°C to +125°C).
Switching Frequency	2.0 MHz - enables use of small 0.5 µH inductors and 10–22 µF ceramic output capacitors, minimizing board area.
LDO Controller Output	0.8–1.5 V, up to 1 A - configurable via external NMOS FET and resistor divider; supports low-noise analog loads (e.g., ADC reference, PLL supply).
Thermal Shutdown	160°C typical - protects against sustained overload or poor PCB thermal design; auto-recovery at 130°C.
nPOR Delay	60–475 ms - provides system-level reset timing compatible with FPGA configuration and processor boot sequences.

Pinout & Package

The LM26484SQE/NOPB is housed in a thermally enhanced 5 mm × 4 mm × 0.8 mm WQFN-24 package (TI package code NHZ0024B) with exposed thermal pad (DAP) connected to GND for improved heat dissipation.

Pin/Terminal	Circuit Role	Design Meaning
VIN1, VIN2	Power Input	Dual independent input rails for Buck1 and Buck2; each accepts 3.0–5.5 V DC.
SW1, SW2	Switch Node	High-frequency switching outputs driving external inductors; require low-ESR ceramic caps and careful layout.
FB1, FB2, LDOFB	Feedback Input	Resistor-divider nodes setting output voltages; each referenced to 0.50 V internal bandgap.
ENSW1, ENSW2, ENLDO	Enable Control	Logic-high active digital inputs (VIH ≥ 0.8×VIN) for independent sequencing of each regulator.
nPOR	Reset Output	Active-low open-drain reset signal with 60–475 ms delay; asserts until input stabilizes above UVLO threshold.
PGND_SW1, PGND_SW2, AGND, GND	Ground Terminals	Separate power and analog grounds minimize noise coupling; DAP must be soldered to PCB GND plane.

Key Features

Feature	Design Value
180° Phase-Shifted Dual Buck	Reduces input ripple current by ~70%, allowing smaller input capacitors and lower EMI in compact layouts.
Programmable Soft-Start	500 µs linear ramp prevents inrush current and avoids brown-out during power-up of multi-rail systems.
LI-LO LDO Configuration	Enables ultra-low dropout operation using external NMOS; supports post-regulation of Buck2 output for clean analog supplies.
PWM/PFM Mode Auto-Transition	Maintains >85% efficiency at light loads (e.g., standby mode) while preserving regulation accuracy at full load.
No-Load LDO Stability	Remains in regulation with zero output current - essential for battery-backed SRAM or real-time clock circuits.

Applications

Automotive Infotainment Head Unit	Networking Router Baseband Processor
Use Scenario: Powering SoC core (1.0 V), I/O (1.8 V), and audio codec (1.2 V) from a 3.3 V or 5 V vehicle bus supply. IC Role / Device Role / Timing Role: LM26484SQE/NOPB delivers three regulated rails with independent enable control and synchronized nPOR for deterministic boot sequence. Use Value: Eliminates need for discrete LDOs and sequencing ICs; 180° buck phase shift cuts input capacitor size by 40% vs. non-interleaved design.	Use Scenario: Supplying FPGA fabric (1.2 V), transceiver banks (2.5 V), and DDR3 memory interface (1.5 V) in enterprise-grade router line cards. IC Role / Device Role / Timing Role: LM26484SQE/NOPB manages core and I/O rails with precise voltage accuracy and thermal monitoring for long-term reliability. Use Value: ±1% buck feedback accuracy ensures FPGA timing margins are maintained across temperature; LDO controller powers low-noise SerDes reference clocks.
Set-Top Box Application Processor	Industrial PLC Communication Module
Use Scenario: Generating 1.1 V core, 3.3 V I/O, and 1.8 V video processing supply from a shared 5 V DC input in space-constrained consumer enclosure. IC Role / Device Role / Timing Role: LM26484SQE/NOPB provides sequenced startup via ENSW1/ENSW2/ENLDO pins and nPOR assertion to coordinate SoC and peripheral initialization. Use Value: Dual-buck interleaving reduces conducted EMI below CISPR-22 Class B limits; WQFN-24 footprint saves >30% PCB area vs. discrete solutions.	Use Scenario: Powering ARM Cortex-M7 MCU (1.2 V), RS-485 transceivers (3.3 V), and isolated ADC reference (1.5 V) in harsh industrial environments. IC Role / Device Role / Timing Role: LM26484SQE/NOPB delivers robust, thermally protected regulation with −40°C to +125°C junction rating and built-in overtemperature shutdown. Use Value: Thermal shutdown at 160°C prevents field failure under sustained overload; no-load LDO stability maintains RTC backup during main power loss.

Automotive Infotainment Head Unit

Networking Router Baseband Processor

Use Scenario: Powering SoC core (1.0 V), I/O (1.8 V), and audio codec (1.2 V) from a 3.3 V or 5 V vehicle bus supply.

IC Role / Device Role / Timing Role: LM26484SQE/NOPB delivers three regulated rails with independent enable control and synchronized nPOR for deterministic boot sequence.

Use Value: Eliminates need for discrete LDOs and sequencing ICs; 180° buck phase shift cuts input capacitor size by 40% vs. non-interleaved design.

Use Scenario: Supplying FPGA fabric (1.2 V), transceiver banks (2.5 V), and DDR3 memory interface (1.5 V) in enterprise-grade router line cards.

IC Role / Device Role / Timing Role: LM26484SQE/NOPB manages core and I/O rails with precise voltage accuracy and thermal monitoring for long-term reliability.

Use Value: ±1% buck feedback accuracy ensures FPGA timing margins are maintained across temperature; LDO controller powers low-noise SerDes reference clocks.

Set-Top Box Application Processor

Industrial PLC Communication Module

Use Scenario: Generating 1.1 V core, 3.3 V I/O, and 1.8 V video processing supply from a shared 5 V DC input in space-constrained consumer enclosure.

IC Role / Device Role / Timing Role: LM26484SQE/NOPB provides sequenced startup via ENSW1/ENSW2/ENLDO pins and nPOR assertion to coordinate SoC and peripheral initialization.

Use Value: Dual-buck interleaving reduces conducted EMI below CISPR-22 Class B limits; WQFN-24 footprint saves >30% PCB area vs. discrete solutions.

Use Scenario: Powering ARM Cortex-M7 MCU (1.2 V), RS-485 transceivers (3.3 V), and isolated ADC reference (1.5 V) in harsh industrial environments.

IC Role / Device Role / Timing Role: LM26484SQE/NOPB delivers robust, thermally protected regulation with −40°C to +125°C junction rating and built-in overtemperature shutdown.

Use Value: Thermal shutdown at 160°C prevents field failure under sustained overload; no-load LDO stability maintains RTC backup during main power loss.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multi-rail PMU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS65270PWP	Single-chip dual-buck + LDO (3.3 V fixed LDO); no LI-LO NMOS support; 1.2 MHz switching; 3×3 mm QFN-16.	Lacks programmable LDO output and phase-shifted operation; limited to fixed 3.3 V auxiliary rail.	Select when board space is critical and only one fixed auxiliary voltage is needed; not suitable for variable-LDO or low-dropout analog rails.
MAX20004ATP+T	Dual 3 A buck + LDO controller; 2.2 MHz; integrated MOSFETs; no external LDO FET option; 4×4 mm TQFN-20.	Higher current per buck but no LI-LO NMOS flexibility; LDO output fixed at 3.3 V or 5 V only.	Choose for higher-current digital rails where external FET control and low-V_OUT LDO are unnecessary; requires different layout due to integrated power stages.

Compared with TPS65270PWP and MAX20004ATP+T, the LM26484SQE/NOPB uniquely supports externally adjustable LDO output down to 0.8 V with NMOS LI-LO topology, 180° buck interleaving, and independent enable sequencing - making it optimal for mixed-signal systems requiring precision analog regulation and compact multi-rail design.

Availability

LM26484SQE/NOPB is available at Aetrix Electronics and suitable for automotive infotainment, networking router, and industrial PLC applications requiring stable component supply, long-lifecycle support, and traceable sourcing.

Supply support for LM26484SQE/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of automotive-qualified product development experience.

The LM26484SQE/NOPB belongs to TI's Power Management Unit (PMU) portfolio designed for FPGA, ASIC, and DSP power sequencing in space- and thermal-constrained applications such as infotainment, set-top boxes, and industrial gateways.

FAQ

What is the maximum output current supported by the LM26484SQE/NOPB's LDO controller?

The LM26484SQE/NOPB's LDO controller supports up to 1000 mA output current, achieved by selecting an appropriate external NMOS FET (e.g., Si1450DH) and ensuring adequate thermal dissipation. The controller itself does not integrate the pass transistor - current capability depends entirely on the external FET's R_DS(on), package thermal resistance, and PCB copper area. LM26484SQE/NOPB provides gate drive, feedback regulation, and protection logic for this configuration.

Does the LM26484SQE/NOPB support independent power sequencing of its three regulators?

Yes, the LM26484SQE/NOPB supports fully independent sequencing via three dedicated enable inputs: ENSW1 controls Buck1, ENSW2 controls Buck2, and ENLDO controls the LDO controller. Each is logic-high active with VIH ≥ 0.8×VIN and can be driven directly from microcontroller GPIOs or power-good signals. This allows precise startup/shutdown order - for example, enabling Buck2 before ENLDO to supply the LDO's input rail - without external timers or supervisors. LM26484SQE/NOPB also provides nPOR for system-wide reset coordination.

What is the purpose of the 180° phase shift between the two buck converters in the LM26484SQE/NOPB?

The 180° phase shift between Buck1 and Buck2 in the LM26484SQE/NOPB reduces input capacitor RMS current by approximately 70% compared to in-phase operation, lowering required capacitance and ESR. This directly translates to smaller, lower-cost input ceramic capacitors (e.g., 10 µF instead of 22 µF) and reduced conducted EMI. The interleaving also smooths total output current ripple into shared downstream loads, improving transient response and easing filtering requirements. LM26484SQE/NOPB implements this inherently - no external synchronization circuitry is needed.

Can the LM26484SQE/NOPB operate in low-dropout (LDO-like) mode for its buck regulators?

Yes, the LM26484SQE/NOPB buck regulators support 100% duty-cycle operation, enabling true low-dropout regulation when input voltage approaches output voltage. In this mode, the PMOS switch remains continuously on, eliminating switching losses and providing linear-like regulation down to V_IN(min) = V_OUT + I_LOAD × (R_DS(on) of PFET + R_INDUCTOR). Ripple increases to ~25 mV in dropout, but regulation accuracy is maintained. LM26484SQE/NOPB automatically transitions into this mode without user intervention when required by load and input conditions.

What are the thermal limitations and PCB layout recommendations for the LM26484SQE/NOPB?

The LM26484SQE/NOPB has a maximum junction temperature of 125°C and thermal shutdown at 160°C (typ.). Its WQFN-24 package features an exposed thermal pad (DAP) that must be soldered to a minimum 100 mm² internal or bottom-layer GND copper pour with ≥4 thermal vias (0.3 mm diameter) to achieve θ_JA ≈ 33.1°C/W. Avoid routing high-current traces under the IC; place input/output capacitors within 3 mm of respective SW/VIN/FB pins; separate AGND and PGND planes with single-point connection near the IC. LM26484SQE/NOPB's thermal performance is highly layout-dependent - inadequate copper area will cause premature thermal shutdown under 2 A load.

LM26484SQE/NOPB Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 24-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Digital Cores

Current - Supply:: -

Voltage - Supply:: 3V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-WQFN (4x5)

LM26484SQE/NOPB FAQ

1.How can I place an order for LM26484SQE/NOPB through Aetrix?

Please submit a Request for Quotation (RFQ) for LM26484SQE/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LM26484SQE/NOPB reliable?

The price and inventory of LM26484SQE/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM26484SQE/NOPB is usually 5 days.

3.What payment methods are accepted for LM26484SQE/NOPB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM26484SQE/NOPB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LM26484SQE/NOPB?

LM26484SQE/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LM26484SQE/NOPB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LM26484SQE/NOPB?

For technical support, including LM26484SQE/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM26484SQE/NOPB requirements.

6.How does Aetrix verify that LM26484SQE/NOPB is sourced from the original manufacturer or authorized distributors?

All LM26484SQE/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM26484SQE/NOPB meets industry standards.

7.What is the process for return or replacement of LM26484SQE/NOPB?

All LM26484SQE/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM26484SQE/NOPB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LM26484SQE/NOPB part is unused and in its original packaging.

Return procedure for LM26484SQE/NOPB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…