Texas Instruments LM5070MTC-50/NOPB
- Part No.:
- LM5070MTC-50/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM5070MTC-50/NOPB.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,466
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5070MTC-50/NOPB from Texas Instruments is an IEEE 802.3af-compliant Powered Device (PD) interface and current-mode PWM controller with integrated 80 V, 400 mA MOSFET, 50% maximum duty cycle limit, programmable inrush current limit (75–390 mA), and internal 7.8 V VCC regulator. It enables PoE-powered endpoints such as VoIP phones and wireless access points.
For engineers reviewing the LM5070MTC-50/NOPB datasheet, LM5070MTC-50/NOPB pinout, LM5070MTC-50/NOPB application, or LM5070MTC-50/NOPB equivalent, key selection considerations include IEEE 802.3af signature/classification compliance, inrush current programmability via RCLP, UVLO hysteresis control, TSSOP-16 package thermal performance (θJA = 125°C/W), and absence of slope compensation due to its –50 suffix designation.
Technical Context
The LM5070MTC-50/NOPB implements a two-stage power sequencing architecture: first, the PD interface performs detection (1.8–10 V), classification (12.5–20.5 V), and controlled inrush charging via its internal MOSFET; second, the current-mode PWM controller initiates operation only after RTN falls below 1.5 V relative to VEE, ensuring safe SMPS startup.
Its –50 suffix denotes a fixed 50% maximum duty cycle limit without slope compensation, distinguishing it from the –80 variant; oscillator frequency is internally divided by two to enforce precise 50% duty control, and the CS comparator triggers cycle-by-cycle current limiting at 0.5 V threshold with 50 ns leading-edge blanking.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IEEE Compliance | Fully compliant with IEEE 802.3af detection, classification, and inrush timing requirements. |
| Integrated MOSFET | 80 V, 400 mA rated switch with 1 Ω typical RDS(ON); handles full PD input current during charge phase. |
| Duty Cycle Limit | Fixed 50% maximum-enforces stability in flyback/forward topologies without external slope compensation. |
| Inrush Current Limit | Programmable 75–390 mA via RCLP resistor; defaults to 390 mA if pin open. |
| VCC Regulator | 7.8 V ±0.3 V output with 15 mA current limit; supports auxiliary winding bias or direct high-voltage startup. |
| UVLO Threshold | 2.00 V reference with programmable hysteresis via external divider and 10 µA switched current source. |
| Oscillator Range | 175–225 kHz (RT = 30.3 kΩ); internal divide-by-two yields precise 50% duty clock for –50 variant. |
Pinout & Package
TSSOP-16 package (Package Number PW) with exposed pad thermally bonded to VEE; θJA = 125°C/W, suitable for compact PoE endpoint layouts requiring moderate power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side system input | Accepts up to 75 V DC from diode-OR'd Ethernet lines; powers internal regulators and MOSFET gate drive. |
| RSIG | Signature resistor connection | Connects 25 kΩ resistor to VIN for IEEE 802.3af detection impedance (23.75–26.25 kΩ). |
| RCLASS | Classification current programming | Sets class 0–4 current (0–44 mA) via external resistor to VEE; open for Class 0 default. |
| UVLO | Under-voltage lockout sense | 2.00 V threshold pin; external resistor divider sets turn-on/off voltages with programmable hysteresis. |
| RCLP | Inrush current limit programming | Resistor value determines initial charge current (75–390 mA); open defaults to 390 mA. |
| VEE | System low-potential return | Diode-OR'd to RJ45 negative line; serves as reference for all analog circuitry and MOSFET source. |
| RTN | SMPS return path | Drain node of internal MOSFET; connects VEE to dc-dc converter return; monitored for power-good sequencing. |
| OUT | PWM gate driver output | 800 mA peak sink capability drives external MOSFET gate; cycle-by-cycle limited via CS comparator. |
| VCC | Internal regulator output | 7.8 V regulated supply for controller logic; UVLO thresholds at 6.25 V (falling) and 5.9–6.6 V (rising). |
| FB | Error amplifier inverting input | 1.25 V internal reference; used for feedback in non-isolated converters; connect to ARTN to disable. |
| CS | Current sense input | 0.5 V over-current threshold; 50 ns leading-edge blanking prevents false triggering on switching spikes. |
| RT / SYNC | Oscillator timing & sync input | External resistor sets frequency; accepts ac-coupled sync pulses >3.7 V peak for external clock alignment. |
| SS | Soft-start ramp control | 10 µA internal current source charges external capacitor; controls PWM ramp rate during startup. |
| ARTN | Analog circuit return | Low-noise ground for FB, COMP, CS, and RT; separate from high-current RTN to minimize noise coupling. |
| COMP | Error amplifier output | Open-drain output with 5 kΩ internal pull-up; interfaces optocoupler in isolated designs or RC compensation in non-isolated. |
| UVLORTN | UVLO divider return | Return node for UVLO resistor divider; must not connect to VEE to maintain <10 µA offset current during detection. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 802.3af Detection & Classification | Hardware-enforced signature (25 kΩ) and programmable classification current ensure PSE interoperability without firmware. |
| Programmable Inrush Current Limit | Resistor-based RCLP input enables precise control of input capacitor charging current to meet legacy PSE constraints. |
| Automatic Power Sequencing | RTN voltage monitoring triggers VCC enable and soft-start only after MOSFET completes inrush charging-no external coordination needed. |
| 50% Duty-Cycle-Limited PWM | Hard-limited 50% max duty cycle eliminates need for slope compensation, simplifying loop design for flyback converters. |
| Thermal Shutdown Protection | 165°C junction shutdown with 25°C hysteresis prevents damage during sustained overload or poor heatsinking. |
Applications
| VoIP Phones | Wireless Access Points |
|---|---|
Use Scenario: Powered via Category 5 Ethernet cable in enterprise office deployments with centralized PoE switches. IC Role / Device Role / Timing Role: PD interface controller managing detection, classification, and inrush; PWM controller regulating isolated flyback DC-DC conversion. Use Value: Enables single-cable deployment with guaranteed IEEE 802.3af compliance and robust startup under varying PSE capabilities. | Use Scenario: Wall-mounted or ceiling-mounted Wi-Fi APs drawing up to 12.95 W from midspan or endspan PSEs. IC Role / Device Role / Timing Role: Integrated PD front-end and current-mode PWM controller delivering stable 3.3 V/5 V rails from 48 V PoE input. Use Value: Eliminates discrete interface IC + controller combination, reducing BOM count and layout area while maintaining thermal margin in enclosed enclosures. |
| Network Cameras | Thin Clients |
Use Scenario: Outdoor IP cameras requiring reliable PoE power with surge immunity and wide temperature operation. IC Role / Device Role / Timing Role: Handles cold-start signature detection at low ambient temperatures and regulates isolated output for image sensor and SoC rails. Use Value: Guaranteed detection down to 1.8 V input and operation to 125°C junction temperature support harsh environmental deployment. | Use Scenario: Fanless desktop thin clients deployed in digital signage or kiosk applications using PoE for simplified cabling. IC Role / Device Role / Timing Role: Provides regulated 5 V and 3.3 V outputs via non-isolated buck-derived topology using internal error amplifier and FB pin. Use Value: Internal 1.25 V reference and COMP pull-up simplify feedback network design, reducing component count versus discrete controller solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Powered Device interface and PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5070MTC-80/NOPB | 80% max duty cycle with slope compensation; same pinout and core functionality. | Required for >50% duty flyback designs needing slope compensation; higher peak current capability in continuous conduction mode. | Select when designing isolated flyback converters requiring >50% duty operation or improved load transient response. |
| TPS23753APWR | Integrated 100 V, 600 mA MOSFET; supports IEEE 802.3at (PoE+); includes I²C interface for advanced classification. | Enables higher-power Class 4 (30 W) applications and dynamic power negotiation; requires microcontroller interaction. | Choose for PoE+ systems needing programmable power class, fault reporting, or multi-channel management. |
Compared with LM5070MTC-80/NOPB, the LM5070MTC-50/NOPB trades duty-cycle flexibility for simpler loop compensation and lower EMI risk in fixed 50% topologies; versus TPS23753APWR, it offers lower cost and zero-firmware operation but lacks PoE+ support and digital control.
Availability
LM5070MTC-50/NOPB is available at Aetrix Electronics and suitable for VoIP phones, wireless access points, network cameras, and thin clients requiring stable component supply and long-term industrial lifecycle support.
Supply support for LM5070MTC-50/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with broad industrial and communications portfolio coverage.
The LM5070 product line delivers integrated PoE PD interface and PWM controllers targeting cost-sensitive, space-constrained Ethernet-powered endpoints where IEEE 802.3af compliance and autonomous power sequencing are essential.
FAQ
What is the primary function of the LM5070MTC-50/NOPB in a PoE system?
The LM5070MTC-50/NOPB serves as a fully integrated IEEE 802.3af Powered Device (PD) interface and current-mode PWM controller. It manages detection, classification, inrush current limiting, and undervoltage lockout for the PD front-end, then regulates isolated or non-isolated DC-DC conversion via its 50% duty-cycle-limited gate driver. Its internal 80 V, 400 mA MOSFET eliminates external high-voltage switching components, and the LM5070MTC-50/NOPB's fixed 50% duty cycle simplifies flyback design without slope compensation.
How does the LM5070MTC-50/NOPB implement IEEE 802.3af signature detection?
The LM5070MTC-50/NOPB implements signature detection by enabling a 25 kΩ resistor between VIN and RSIG pins when input voltage exceeds 1.8 V-matching the IEEE 802.3af required impedance range of 23.75–26.25 kΩ. The device draws less than 10 µA during detection, meets the 0.05–0.12 µF input capacitance requirement, and disables the signature resistor above 11 V to reduce standby power. This hardware-based detection requires no external components beyond the resistor and is validated per SNVS308G specification for the LM5070MTC-50/NOPB.
What distinguishes the LM5070MTC-50/NOPB from the LM5070MTC-80/NOPB variant?
The LM5070MTC-50/NOPB features a fixed 50% maximum duty cycle limit and no slope compensation circuitry, whereas the LM5070MTC-80/NOPB provides an 80% maximum duty cycle with integrated slope compensation. Both share identical pinout, MOSFET specs, and PD interface functions, but the –50 variant uses an internal oscillator divide-by-two to enforce strict 50% duty control-ideal for flyback converters operating near boundary conduction mode. The LM5070MTC-50/NOPB thus simplifies compensation and reduces EMI in fixed-ratio topologies where duty cycle headroom is not required.
Can the LM5070MTC-50/NOPB support non-isolated DC-DC topologies?
Yes, the LM5070MTC-50/NOPB supports non-isolated topologies via its internal error amplifier and 1.25 V reference. The FB pin serves as the inverting input, and the COMP pin provides an open-drain output with internal 5 kΩ pull-up-enabling direct connection to buck or buck-boost feedback networks. For non-isolated designs, the internal error amplifier replaces secondary-side regulation, and the LM5070MTC-50/NOPB's VCC regulator supplies bias from the high-side input, eliminating need for auxiliary windings. This capability is explicitly documented in the SNVS308G datasheet for the LM5070MTC-50/NOPB.
What thermal considerations apply to the LM5070MTC-50/NOPB in TSSOP-16 package?
The LM5070MTC-50/NOPB in TSSOP-16 (PW package) has a junction-to-ambient thermal resistance (θJA) of 125°C/W, requiring careful PCB layout for thermal management. The exposed pad must be soldered to a VEE-connected copper pour to maximize heat dissipation. Thermal shutdown activates at 165°C with 25°C hysteresis, and the device operates from –40°C to +125°C junction temperature. Derating is required above 70°C ambient; for example, at 85°C ambient, maximum continuous power dissipation drops to ~0.65 W. These thermal characteristics are measured and specified for the LM5070MTC-50/NOPB per its official TI characterization data.
LM5070MTC-50/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- -
- Internal Switch(s):
- Both
- Auxiliary Sense:
- No
- Standards:
- 802.3af (PoE)
- Voltage - Supply:
- 1.8V ~ 75V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
LM5070MTC-50/NOPB FAQ
1.How can I place an order for LM5070MTC-50/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5070MTC-50/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5070MTC-50/NOPB reliable?
The price and inventory of LM5070MTC-50/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5070MTC-50/NOPB is usually 5 days.
3.What payment methods are accepted for LM5070MTC-50/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5070MTC-50/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5070MTC-50/NOPB?
LM5070MTC-50/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5070MTC-50/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5070MTC-50/NOPB?
For technical support, including LM5070MTC-50/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5070MTC-50/NOPB requirements.
6.How does Aetrix verify that LM5070MTC-50/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5070MTC-50/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5070MTC-50/NOPB meets industry standards.
7.What is the process for return or replacement of LM5070MTC-50/NOPB?
All LM5070MTC-50/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5070MTC-50/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5070MTC-50/NOPB part is unused and in its original packaging.
Return procedure for LM5070MTC-50/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5070MTC-50/NOPB Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
