Texas Instruments LM5070SD-80/NOPB
- Part No.:
- LM5070SD-80/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LM5070SD-80/NOPB.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 16WSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,947
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5070SD-80/NOPB from Texas Instruments is an IEEE 802.3af-compliant Power over Ethernet (PoE) Powered Device (PD) interface and current-mode PWM controller with integrated 80V/400mA MOSFET, 80% maximum duty cycle limit, programmable inrush current (75–390 mA), and 200 kHz oscillator frequency. It enables single-chip PoE PD implementation in VoIP phones, IP cameras, and wireless access points.
For engineers reviewing the LM5070SD-80/NOPB datasheet, LM5070SD-80/NOPB pinout, LM5070SD-80/NOPB application, or LM5070SD-80/NOPB equivalent, key selection criteria include IEEE 802.3af signature/classification compliance, internal MOSFET RDS(ON) of 2.2 Ω, UVLO programmability with 2.00 V threshold, thermal shutdown at 165 °C, and support for both isolated and non-isolated dc-dc topologies.
Technical Context
The LM5070SD-80/NOPB integrates a full PoE PD interface-including detection (1.8–10 V), classification (12.5–20.5 V), and programmable inrush limiting-with a current-mode PWM controller featuring slope compensation, soft-start, and error amplifier. Its dual-domain architecture separates line-side interface control from SMPS regulation sequencing.
It implements automatic power sequencing: after signature detection and classification, the internal MOSFET charges the input capacitor until RTN drops below 1.5 V relative to VEE, enabling the VCC regulator and initiating SMPS operation. The -80 suffix denotes built-in slope compensation and 80% max duty cycle-critical for stable flyback/forward converter operation above 50% duty.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IEEE Compliance | Fully compliant with IEEE 802.3af Powered Device requirements including signature (25 kΩ), classification, and inrush timing. |
| Input Voltage Range | 1.8 V to 75 V - supports wide-range PoE input including legacy PSEs and under-voltage brownout recovery. |
| Internal MOSFET | 80 V, 400 mA, RDS(ON) = 2.2 Ω - eliminates external switch, reduces BOM count, and handles full Class 3 startup surge. |
| Oscillator Frequency | 200 kHz (typ.) - set by 30.3 kΩ RT resistor; enables compact magnetics and high-efficiency flyback design. |
| Duty Cycle Limit | 80% maximum with slope compensation - ensures stable current-mode control in >50% duty applications without subharmonic oscillation. |
| Inrush Current Limit | Programmable 75–390 mA via RCLP pin - allows optimization for low-power legacy PSEs while meeting 75 ms charge time requirement. |
| UVLO Threshold | 2.00 V reference with programmable hysteresis - enables precise turn-on/turn-off control using external resistor divider. |
| Thermal Shutdown | 165 °C with 25 °C hysteresis - protects against sustained overload or poor heatsinking in enclosed PoE endpoints. |
Pinout & Package
LM5070SD-80/NOPB is housed in a thermally enhanced 16-pin TSSOP package (Package Code PW) with exposed pad bonded to VEE for low θJA = 125 °C/W. Pin functions are validated per TI SNVS308G datasheet Rev. April 2013.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-potential input | Accepts diode-OR'd PoE input up to 75 V; feeds internal HV regulator and MOSFET source. |
| RSIG | Signature resistor connection | Connects 25 kΩ resistor to VIN for IEEE-mandated 23.75–26.25 kΩ detection impedance. |
| RCLASS | Classification current programming | Sets class 0–4 current (0–44 mA) via external resistor; open for Class 0 default. |
| UVLO | Under-voltage lockout sense | 2.00 V threshold input; used with external divider to define system turn-on voltage. |
| RCLP | Inrush current limit programming | Resistor sets initial charging current (75–390 mA); open defaults to 390 mA. |
| VEE | System low-potential return | Diode-OR'd negative rail; connected to RJ45 center taps and internal MOSFET source. |
| RTN | SMPS return path | Drain of internal MOSFET; connects VEE to dc-dc converter return; monitored for power-good sequencing. |
| OUT | PWM gate driver output | 800 mA peak sink capability drives external N-channel MOSFET gate in flyback/forward topologies. |
| VCC | Internal HV regulator output | 7.8 V regulated supply; powers controller core; shuts down if auxiliary winding fails. |
| FB | Error amplifier inverting input | 1.25 V reference-based feedback node; used with resistive divider for output voltage regulation. |
| CS | Current sense comparator input | 0.5 V threshold triggers cycle-by-cycle current limiting; includes 55 ns leading-edge blanking. |
| RT / SYNC | Oscillator timing & sync input | 30.3 kΩ sets 200 kHz; accepts ac-coupled external clock > free-running frequency. |
| SS | Soft-start ramp control | 10 µA current source charges external capacitor to control PWM ramp-up rate. |
| ARTN | Analog circuit return | Separate low-noise ground for CS, COMP, FB, and RT to minimize switching noise coupling. |
| COMP | Error amplifier output | Drives PWM comparator; internal 5 kΩ pull-up supports optocoupler bias in isolated designs. |
| EP | Exposed thermal pad | Bonded to die substrate; must be soldered to VEE plane for thermal performance and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PoE PD Interface | Eliminates discrete detection/classification circuitry; reduces PCB area and qualification effort for IEEE 802.3af compliance. |
| Current-Mode PWM with Slope Compensation | Enables stable operation in flyback converters at >50% duty cycle without external compensation networks. |
| Programmable Inrush Limiting | Allows tuning for legacy PSEs with limited current capacity while maintaining <75 ms input cap charge time. |
| Automatic Power Sequencing | Charges SMPS input cap via internal MOSFET, then enables VCC and soft-start only after RTN < 1.5 V - no external logic required. |
| Thermal Shutdown with Hysteresis | 165 °C trip + 25 °C hysteresis prevents thermal cycling during overload; protects silicon and magnetics. |
| Support for Isolated & Non-Isolated Topologies | FB/COMP architecture accommodates both secondary-side optocoupler feedback and primary-side resistive scaling. |
Applications
| VoIP Phones | IP Cameras |
|---|---|
Use Scenario: Powered via Category 5e Ethernet cable in enterprise office environments with IEEE 802.3af PSE switches. IC Role / Device Role / Timing Role: PD interface and PWM controller managing 48 V PoE input, regulating 3.3 V/5 V rails, and enabling audio/video processing subsystems. Use Value: Single-chip integration reduces bill-of-materials cost and board space while ensuring interoperability with standard PSE infrastructure. | Use Scenario: Outdoor surveillance camera powered over long Ethernet runs with variable input voltage and thermal stress. IC Role / Device Role / Timing Role: Handles PoE signature/classification, controls flyback converter with slope compensation, and monitors thermal margin via junction sensing. Use Value: 80% duty cycle and thermal shutdown enable reliable operation across -40 °C to +125 °C ambient with no derating. |
| Wireless Access Points | Thin Clients |
Use Scenario: Dual-band 802.11ac AP deployed in ceiling-mounted enclosures with limited airflow and high power density. IC Role / Device Role / Timing Role: Provides PoE interface, regulates multiple output rails (e.g., 12 V for RF, 3.3 V for SoC), and sequences power-up to avoid inrush overload. Use Value: Programmable RCLP and UVLO allow optimization for specific PSE models and thermal management profiles. | Use Scenario: Fanless desktop thin client receiving PoE power in digital signage or kiosk deployments. IC Role / Device Role / Timing Role: Integrates detection, classification, and dc-dc control for compact, silent, and maintenance-free operation. Use Value: TSSOP-16 package with exposed pad enables conduction cooling through metal chassis, eliminating need for heatsinks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE PD interface and PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5070SD-50/NOPB | 50% max duty cycle, no slope compensation; different oscillator division architecture. | Restricted to lower-duty topologies (e.g., forward converters); unsuitable for >50% duty flyback designs. | Select only when slope compensation is unnecessary and duty cycle remains ≤50%. |
| LT4275AIMSE#TRPBF | IEEE 802.3at (PoE+) compliant; higher 30 V UVLO; separate PD interface and PWM controller ICs. | Supports up to 25.5 W power; requires external PWM controller; broader feature set for high-power endpoints. | Choose for PoE+ systems requiring >15.4 W or enhanced diagnostics; not drop-in compatible. |
Compared with LM5070SD-80/NOPB, the -50 variant lacks slope compensation and limits duty cycle to 50%, restricting topology flexibility, while the LT4275 targets PoE+ with higher power and split-architecture complexity - making LM5070SD-80/NOPB optimal for cost-sensitive, single-chip IEEE 802.3af Class 3 designs.
Availability
LM5070SD-80/NOPB is available at Aetrix Electronics and suitable for VoIP phones, IP cameras, wireless access points, and thin clients requiring stable component supply, full IEEE 802.3af compliance, and integrated PoE PD functionality.
Supply support for LM5070SD-80/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, efficiency, and system-level integration.
The LM5070 product line delivers integrated Power over Ethernet Powered Device interfaces with embedded PWM controllers, designed specifically for compact, standards-compliant PoE endpoints in communications and security equipment.
FAQ
What is the maximum input voltage supported by the LM5070SD-80/NOPB?
The LM5070SD-80/NOPB supports an absolute maximum VIN to VEE voltage of 80 V and an operating range of 1.8 V to 75 V. This allows robust operation across IEEE 802.3af PoE systems, including worst-case open-circuit conditions and legacy PSEs with elevated voltage tolerance. Operation above 75 V risks permanent damage per Absolute Maximum Ratings.
Does the LM5070SD-80/NOPB require external components for IEEE 802.3af signature detection?
Yes - the LM5070SD-80/NOPB requires an external 25 kΩ resistor connected between VIN and RSIG pins to establish the 23.75–26.25 kΩ signature impedance mandated by IEEE 802.3af. The device internally enables this resistor only during detection mode (VIN = 1.8–10 V) and disables it above 11 V to reduce standby power.
How does the LM5070SD-80/NOPB implement power sequencing between the PD interface and SMPS controller?
The LM5070SD-80/NOPB performs fully autonomous sequencing: after classification, the internal MOSFET charges the SMPS input capacitor until RTN falls below 1.5 V relative to VEE. This event triggers VCC regulator enablement, followed by soft-start initiation and PWM output activation - all without external timing components or microcontroller intervention.
Can the LM5070SD-80/NOPB be used in isolated dc-dc converter designs?
Yes - the LM5070SD-80/NOPB supports isolated topologies via its COMP and FB pins. In isolated designs, COMP drives an optocoupler transistor (using the internal 5 kΩ pull-up), while FB is tied to ARTN to disable the internal error amplifier. This configuration enables secondary-side regulation with minimal primary-side components.
What is the purpose of the ARTN pin on the LM5070SD-80/NOPB?
The ARTN pin serves as the dedicated analog ground return for noise-sensitive circuits including CS, COMP, FB, and RT. Separating ARTN from the high-current RTN path prevents switching noise from corrupting current sensing and feedback signals - critical for stable current-mode control and accurate regulation in the LM5070SD-80/NOPB.
LM5070SD-80/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- -
- Internal Switch(s):
- Both
- Auxiliary Sense:
- No
- Standards:
- 802.3af (PoE)
- Voltage - Supply:
- 1.8V ~ 75V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WSON (5x5)
LM5070SD-80/NOPB FAQ
1.How can I place an order for LM5070SD-80/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5070SD-80/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5070SD-80/NOPB reliable?
The price and inventory of LM5070SD-80/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5070SD-80/NOPB is usually 5 days.
3.What payment methods are accepted for LM5070SD-80/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5070SD-80/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5070SD-80/NOPB?
LM5070SD-80/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5070SD-80/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5070SD-80/NOPB?
For technical support, including LM5070SD-80/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5070SD-80/NOPB requirements.
6.How does Aetrix verify that LM5070SD-80/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5070SD-80/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5070SD-80/NOPB meets industry standards.
7.What is the process for return or replacement of LM5070SD-80/NOPB?
All LM5070SD-80/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5070SD-80/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5070SD-80/NOPB part is unused and in its original packaging.
Return procedure for LM5070SD-80/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5070SD-80/NOPB Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

