Texas Instruments LM5071MT-50/NOPB
- Part No.:
- LM5071MT-50/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM5071MT-50/NOPB.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,091
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5071MT-50/NOPB from Texas Instruments is a Power over Ethernet (PoE) Powered Device (PD) controller with integrated 80 V, 1 Ω, 400 mA internal MOSFET, IEEE 802.3af-compliant interface, and current-mode PWM controller for flyback/forward DC-DC converters. It supports auxiliary power enable, programmable classification current (9–44 mA), and 50% maximum duty cycle limiting - used in VoIP phones, IP cameras, and wireless access points requiring dual-input (PoE + AC adapter) operation.
For engineers reviewing the LM5071MT-50/NOPB datasheet, LM5071MT-50/NOPB pinout, LM5071MT-50/NOPB application, or LM5071MT-50/NOPB equivalent, key selection criteria include PoE signature/classification compliance, auxiliary startup threshold (2.5 V), UVLO hysteresis (10 µA), 50% duty cycle limit (no slope compensation), and TSSOP-16 package thermal performance (θJA = 125 °C/W).
Technical Context
The LM5071MT-50/NOPB implements a two-stage power sequencing architecture: first, the PD interface performs IEEE 802.3af detection (1.8–10 V), classification (12.5–25 V), and inrush current limiting (100 mA); second, the current-mode PWM controller activates only after RTN falls below 1.45 V, enabling soft-start and VCC regulation (7.8 V). Its -50 suffix denotes fixed 50% max duty cycle without slope compensation - optimized for non-isolated topologies where duty cycle >50% is not required.
It integrates an 80 V internal MOSFET switch with RDS(ON) = 1 Ω (typ), programmable oscillator (505–665 kHz with RT = 10.5 kΩ), and dedicated CS input with 0.5 V cycle-by-cycle current limit threshold. The AUX pin provides forced UVLO release at ≥9.5 V input, enabling seamless switchover between PoE and 12 V AC adapters - critical for uninterrupted operation in enterprise edge devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IEEE Compliance | Fully compliant with IEEE 802.3af detection, classification, and inrush control - ensures interoperability with standard PSEs. |
| Internal MOSFET | 80 V, 400 mA rated, 1 Ω RDS(ON) - handles full PoE Class 4 input surge and enables single-chip PD interface without external switch. |
| Duty Cycle Limit | 50% maximum, no slope compensation - simplifies loop design for non-isolated buck-derived topologies and avoids subharmonic oscillation. |
| Oscillator Frequency | 505–665 kHz (RT = 10.5 kΩ) - supports high-frequency transformer designs to reduce size and improve transient response. |
| AUX Startup Threshold | 2.5 V ±0.1 V with 0.5 V hysteresis - enables reliable auxiliary power takeover at ≥9.5 V VIN, supporting 12 V AC adapter integration. |
| UVLO Hysteresis | 10 µA switched current source - allows precise, stable UVLO setpoints (e.g., 25 V rising / 23.5 V falling) using standard resistor dividers. |
| Thermal Shutdown | 165 °C with 25 °C hysteresis - protects against sustained overload in enclosed IP67 enclosures typical of outdoor APs and cameras. |
Pinout & Package
TSSOP-16 package (4.4 mm × 5.0 mm, 0.65 mm pitch), thermally enhanced with exposed pad (recommended soldered to PCB ground plane for θJA ≤ 125 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side system input | Accepts PoE +48 V or auxiliary 12 V via diode-OR; withstands up to 80 V transient. |
| RSIG | Signature resistor connection | Enables 24.5 kΩ impedance detection during PSE handshake; disabled above 11 V to reduce dissipation. |
| RCLASS | Classification current programming | Sets class 0–4 current (0–44 mA) via external resistor to VEE; open = Class 0 default. |
| AUX | Auxiliary power enable | Forces UVLO release when pulled >2.5 V; enables immediate SMPS startup from wall adapter. |
| OUT | PWM gate driver output | 800 mA peak sink capability drives external N-channel MOSFET; 15 ns rise/fall time supports high-frequency switching. |
| FB | Error amplifier inverting input | 1.25 V internal reference; used for output voltage regulation in non-isolated designs via resistive divider. |
| CS | Current sense comparator input | 0.5 V threshold triggers cycle-by-cycle shutdown; 55 ns leading-edge blanking rejects noise spikes. |
| RT/SYNC | Oscillator timing & sync input | Resistor sets frequency; accepts external sync pulses for multi-phase or EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PoE PD interface | Eliminates need for discrete detection/classification circuitry - reduces BOM count by ≥7 components and PCB area by >30 mm². |
| Programmable classification current | Supports all IEEE 802.3af classes (0–4) via single resistor - enables flexible power budgeting without firmware changes. |
| Dual-input power management | Automatic switchover between PoE and auxiliary 12 V AC adapter - maintains uptime during network power loss. |
| Current-mode PWM control | Includes slope-compensated comparator (for -80 variant) or fixed 50% limit (-50 variant) - ensures stable operation across line/load variations. |
| Thermal and fault protection | Integrated thermal shutdown (165 °C), cycle-by-cycle current limit, and UVLO with hysteresis - meets IEC 62368-1 safety requirements. |
Applications
| VoIP Phones | IP Cameras |
|---|---|
Use Scenario: Desktop VoIP phone powered via PoE but requiring local AC adapter backup during network maintenance. IC Role / Device Role / Timing Role: LM5071MT-50/NOPB acts as primary PD interface and auxiliary power arbiter - managing signature, classification, and seamless source switchover. Use Value: Maintains call continuity during PoE outage; eliminates need for battery backup or dual-controller architecture. | Use Scenario: Outdoor PTZ IP camera deployed in locations with unreliable PoE infrastructure but accessible 12 V DC power. IC Role / Device Role / Timing Role: LM5071MT-50/NOPB serves as PoE interface and auxiliary enable controller - initiating SMPS operation within 400 ms of either input application. Use Value: Enables rapid power-up from either source; prevents video dropout during PoE brownouts. |
| Wireless Access Points | Networked Digital Signage |
Use Scenario: Enterprise Wi-Fi 6 AP installed in ceiling space with PoE+ (802.3at) but requiring local 12 V supply for firmware updates without network dependency. IC Role / Device Role / Timing Role: LM5071MT-50/NOPB functions as IEEE-compliant PD port and auxiliary power supervisor - enforcing inrush limits and thermal shutdown per 802.3af. Use Value: Guarantees PSE compatibility while enabling safe, offline firmware upgrades via wall adapter. | Use Scenario: Commercial digital signage display mounted in retail store with PoE for primary power and 12 V AC adapter for scheduled content refreshes. IC Role / Device Role / Timing Role: LM5071MT-50/NOPB operates as dual-input PD controller - handling classification (Class 4), UVLO, and soft-start sequencing for isolated flyback converter. Use Value: Reduces bill-of-materials by integrating interface + PWM control; supports zero-downtime content updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE PD controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5071MT-80/NOPB | 80% max duty cycle with slope compensation; identical pinout and interface features. | Required for isolated flyback designs needing >50% duty cycle; higher complexity in compensation. | Select -80 for isolated topologies; -50 is optimal for non-isolated buck-derived converters. |
| TPS23753APW | Integrated 100 V, 0.6 Ω MOSFET; supports 802.3at (PoE+); no auxiliary enable pin. | Lacks AUX pin functionality - cannot support AC adapter switchover without external logic. | Choose TPS23753APW only when PoE+ (30 W) is mandatory and auxiliary input is not required. |
Compared with LM5071MT-80/NOPB, the -50 variant offers simpler loop compensation and lower EMI in non-isolated applications; versus TPS23753APW, it provides unique auxiliary power arbitration but lacks PoE+ support - making LM5071MT-50/NOPB the optimal choice for cost-sensitive, dual-input 802.3af edge devices.
Availability
LM5071MT-50/NOPB is available at Aetrix Electronics and suitable for VoIP phones, IP cameras, and wireless access points requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant packaging.
Supply support for LM5071MT-50/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The LM5071 product line delivers integrated Power over Ethernet PD controllers with auxiliary power interfaces - designed specifically for edge devices that must operate reliably from both PoE and local AC/DC sources.
FAQ
What is the maximum input voltage rating for LM5071MT-50/NOPB?
The LM5071MT-50/NOPB has an absolute maximum VIN-to-VEE rating of 80 V, with operational range specified from 1.8 V to 60 V. This allows robust handling of PoE transients and compatibility with 12 V auxiliary supplies. The internal 80 V MOSFET and UVLO circuitry ensure safe operation across this full range without external clamping components.
Does LM5071MT-50/NOPB support IEEE 802.3at (PoE+)?
No, LM5071MT-50/NOPB is fully compliant with IEEE 802.3af (up to 15.4 W) but does not support 802.3at (PoE+, up to 30 W). Its internal MOSFET is rated for 400 mA continuous current and 1 Ω RDS(ON), sufficient for Class 0–4 (0.44–12.95 W) but not Class 5–8. For PoE+ applications, TI recommends TPS23753A or TPS2372-4.
How does the AUX pin function in LM5071MT-50/NOPB?
The AUX pin on LM5071MT-50/NOPB provides a 2.5 V threshold (0.5 V hysteresis) to force UVLO release and activate the SMPS controller when an auxiliary 12 V AC adapter is connected - even if VIN is below the normal 25 V UVLO threshold. This enables seamless, automatic switchover between PoE and wall power without external logic or microcontroller intervention.
What is the purpose of the RT/SYNC pin on LM5071MT-50/NOPB?
The RT/SYNC pin on LM5071MT-50/NOPB serves dual functions: (1) connecting an external resistor (e.g., 10.5 kΩ) sets the oscillator frequency to 505–665 kHz for the -50 variant; (2) it accepts narrow ac-coupled synchronization pulses from an external clock - enabling EMI reduction through frequency dithering or multi-phase interleaving in systems with multiple LM5071MT-50/NOPB controllers.
Can LM5071MT-50/NOPB be used in isolated flyback designs?
Yes, LM5071MT-50/NOPB supports isolated flyback topologies via its COMP pin, which provides an open-drain error amplifier output compatible with optocoupler feedback. However, its 50% maximum duty cycle limit (no slope compensation) restricts use to designs where duty cycle remains ≤50% - typically lower-output-voltage or higher-turns-ratio implementations. For >50% duty cycle, LM5071MT-80/NOPB is recommended.
LM5071MT-50/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 12.95 W
- Internal Switch(s):
- Both
- Auxiliary Sense:
- Yes
- Standards:
- 802.3af (PoE)
- Voltage - Supply:
- 1.8V ~ 60V
- Current - Supply:
- 1mA
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
LM5071MT-50/NOPB FAQ
1.How can I place an order for LM5071MT-50/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5071MT-50/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5071MT-50/NOPB reliable?
The price and inventory of LM5071MT-50/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5071MT-50/NOPB is usually 5 days.
3.What payment methods are accepted for LM5071MT-50/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5071MT-50/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5071MT-50/NOPB?
LM5071MT-50/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5071MT-50/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5071MT-50/NOPB?
For technical support, including LM5071MT-50/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5071MT-50/NOPB requirements.
6.How does Aetrix verify that LM5071MT-50/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5071MT-50/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5071MT-50/NOPB meets industry standards.
7.What is the process for return or replacement of LM5071MT-50/NOPB?
All LM5071MT-50/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5071MT-50/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5071MT-50/NOPB part is unused and in its original packaging.
Return procedure for LM5071MT-50/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5071MT-50/NOPB Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
