Texas Instruments LM5071MT-80/NOPB
- Part No.:
- LM5071MT-80/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM5071MT-80/NOPB.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5071MT-80/NOPB from Texas Instruments is a Power over Ethernet (PoE) Powered Device (PD) controller with integrated 80 V, 1 Ω, 400 mA MOSFET, current-mode PWM control, IEEE 802.3af compliance, auxiliary power enable, and programmable UVLO with hysteresis - used in PoE-powered IP phones, wireless access points, and network cameras.
For engineers reviewing the LM5071MT-80/NOPB datasheet, LM5071MT-80/NOPB pinout, LM5071MT-80/NOPB application, or LM5071MT-80/NOPB equivalent, key selection considerations include PoE interface sequencing, auxiliary adapter coexistence, cycle-by-cycle current limiting at 0.5 V CS threshold, 80% max duty cycle with slope compensation, and TSSOP-16 package thermal performance up to 125°C junction temperature.
Technical Context
The LM5071MT-80/NOPB integrates dual-domain control: a PoE interface engine handling signature detection (1.8–10 V), classification (12.5–25 V), and inrush current limiting (100 mA), plus a current-mode PWM controller with 200 kHz oscillator (RT = 30.3 kΩ), soft-start (10 µA current source), and error amplifier (1.25 V reference, 75 dB DC gain).
Its architecture supports both isolated and non-isolated topologies (e.g., flyback, forward), features automatic power sequencing between PoE interface and SMPS, and includes dedicated circuitry for AUX pin forced startup below UVLO (2.5 V threshold), RTN-based soft-start release (1.45 V), and thermal shutdown at 165°C with 25°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.8 V to 60 V - supports full PoE voltage ramp (detection to normal operation) and auxiliary adapter inputs down to 9.5 V via AUX pin. |
| Internal MOSFET | 80 V, 1 Ω, 400 mA - handles PoE inrush and fault current limiting without external switch; RDS(on) enables low-loss charging of SMPS input capacitor. |
| Oscillator Frequency | 200 kHz (typ, RT = 30.3 kΩ) - sets switching frequency for flyback/forward converters; adjustable via single resistor; -80 variant includes slope compensation. |
| Max Duty Cycle | 80% - enables high step-down ratio designs; slope compensation prevents subharmonic oscillation above 50% duty in continuous conduction mode. |
| Current Sense Threshold | 0.5 V at CS pin - triggers cycle-by-cycle current limiting; 50 ns leading-edge blanking suppresses noise-induced false trips. |
| UVLO Threshold | 2.00 V ±0.05 V at UVLO pin - programmable via resistor divider; 10 µA hysteresis current source ensures clean turn-on/turn-off transitions. |
| AUX Startup Threshold | 2.5 V ±0.1 V - enables forced activation of PWM controller when auxiliary AC adapter is connected, independent of PoE voltage level. |
Pinout & Package
TSSOP-16 package with 0.65 mm pitch, thermally enhanced pad, and 125°C/W junction-to-ambient thermal resistance - optimized for PoE PD board space constraints and thermal management in sealed enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side system input | Accepts PoE +48 V or auxiliary adapter input; diode-OR'd with other sources; withstands up to 80 V transient. |
| RSIG | Signature detection node | Connects external signature resistor (target 24.5 kΩ) for PSE impedance verification; disabled above 11 V to reduce dissipation. |
| RCLASS | Classification current sink | Sinks programmable current (9–44 mA) into external resistor to signal IEEE 802.3af Class 0–4 to PSE. |
| AUX | Auxiliary power enable | 2.5 V threshold pin; forces UVLO release when auxiliary supply is present - enables seamless switchover from PoE to wall adapter. |
| UVLO | Under-voltage lockout sense | 2.00 V reference input; external resistor divider programs turn-on voltage; internal 10 µA hysteresis current source prevents chatter. |
| VEE | System low-potential return | Common return for PoE (-48 V), auxiliary ground, and internal MOSFET source; diode-OR'd with RJ45 connector. |
| RTN | SMPS power return | Drain connection of internal MOSFET; returns SMPS primary current; used for soft-start release detection (1.45 V threshold). |
| OUT | PWM gate driver output | 800 mA peak sink capability drives external N-channel MOSFET gate; 15 ns rise/fall time supports high-frequency operation. |
| VCC | Internal regulator output | 7.8 V regulated supply for controller logic; UVLO thresholds at 6.25 V (falling) and 6.6 V (rising); accepts auxiliary winding input. |
| FB | Error amplifier inverting input | 1.25 V internal reference; connects to scaled output voltage in non-isolated designs; disables internal amp when tied to ARTN. |
| COMP | Error amplifier output | Drives PWM comparator; internal 5 kΩ pull-up supports optocoupler bias in isolated feedback loops. |
| CS | Current sense input | 0.5 V overcurrent threshold; 55 ns leading-edge blanking; internal discharge MOSFET eliminates need for external reset. |
| RT/SYNC | Oscillator timing & sync | Resistor sets frequency (200 kHz typ); accepts external sync pulses for multi-phase or noise-sensitive applications. |
| SS | Soft-start ramp control | 10 µA current source charges external capacitor; controls PWM ramp rate to limit inrush during startup. |
| ARTN | Analog circuit return | Dedicated low-noise ground for FB, COMP, CS, and RT - isolates sensitive analog paths from high-current SMPS return (RTN). |
Key Features
| Feature | Design Value |
|---|---|
| Fully IEEE 802.3af-compliant PD interface | Integrates signature detection, classification, inrush limiting, and thermal protection - eliminates need for discrete interface ICs and reduces BOM count by ≥4 components. |
| Auxiliary power coexistence | AUX pin enables immediate PWM activation from 9.5 V wall adapters - supports dual-power-source PDs without external OR-ing controllers or sequencing logic. |
| Integrated 80 V, 400 mA MOSFET | Replaces external high-voltage switch and driver; RDS(on) ≤ 2.2 Ω ensures <1 W conduction loss at 350 mA - simplifies layout and improves reliability in space-constrained PD designs. |
| Current-mode PWM with slope compensation | Enables stable operation at >50% duty cycles in flyback converters; built-in ramp generator eliminates external compensation networks required in voltage-mode designs. |
| Programmable UVLO with hysteresis | External resistor divider sets turn-on voltage; internal 10 µA hysteresis source provides ≥1 V hysteresis - prevents oscillation during brownout conditions near threshold. |
Applications
| IP Telephony Endpoint | Wireless Access Point |
|---|---|
Use Scenario: Desktop VoIP phone powered via Cat5e Ethernet cable with optional 12 V wall adapter fallback. IC Role / Device Role / Timing Role: LM5071MT-80/NOPB manages PoE detection/classification, controls inrush into bulk capacitor, and drives flyback converter for 3.3 V/5 V system rails. Use Value: Seamless power source handover avoids call drop during PoE interruption; 80% duty cycle supports high-efficiency 48 V-to-5 V conversion. | Use Scenario: Indoor Wi-Fi 6 AP mounted on ceiling, drawing power from PoE switch while supporting local USB peripherals via auxiliary 12 V input. IC Role / Device Role / Timing Role: LM5071MT-80/NOPB sequences PoE interface startup, enables SMPS only after RTN voltage drops below 1.45 V, and provides AUX-triggered restart if PoE fails. Use Value: Dual-input support extends deployment flexibility; current-mode control maintains regulation across wide load range (10–100% duty cycle). |
| Network Video Camera | IoT Edge Gateway |
Use Scenario: Outdoor PTZ camera with heater element, requiring robust PoE startup under cold ambient and auxiliary 24 V backup. IC Role / Device Role / Timing Role: LM5071MT-80/NOPB performs signature detection at −40°C, limits inrush to 100 mA during capacitor charge, then switches to 390 mA DC limit for sustained operation. Use Value: Thermal shutdown (165°C) and hysteresis (25°C) prevent latch-up in enclosed housings; AUX pin allows heater activation before PoE stabilizes. | Use Scenario: Industrial gateway aggregating sensor data, powered by PoE but requiring auxiliary 15 V input for RS-485 transceivers during network maintenance. IC Role / Device Role / Timing Role: LM5071MT-80/NOPB monitors VIN and AUX simultaneously, uses RTN voltage to trigger SMPS enable, and maintains VCC regulation via auxiliary winding. Use Value: Independent AUX/UVLO control enables hot-swap capability; 1.25 V FB reference ensures accurate output regulation across 40°C to 125°C junction range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE PD controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5072MT-80/NOPB | Same pinout and core functionality; differs only in classification current programming - LM5072 uses internal 1.5 V reference for RCLASS, eliminating external bias resistor dependency. | Reduces component count in Class 1–4 designs where precise current sourcing is critical; no change to PoE interface timing or SMPS control behavior. | Select LM5072MT-80/NOPB when minimizing external resistors for classification is prioritized; LM5071MT-80/NOPB remains preferred for Class 0 or variable-class systems using open RCLASS. |
| TPS23753APWPR | Supports IEEE 802.3at (PoE+), higher 600 mA MOSFET, integrated 15 V LDO, but lacks AUX pin and requires external soft-start capacitor. | Enables higher-power PDs (up to 25.5 W), but cannot coexist with auxiliary adapters without external logic; no native forced-start capability below UVLO. | Choose TPS23753APWPR for PoE+ applications demanding >15.4 W; LM5071MT-80/NOPB is optimal for cost-sensitive 802.3af designs with dual-power-source requirements. |
Compared with LM5072MT-80/NOPB, LM5071MT-80/NOPB offers greater flexibility in classification resistor selection and simpler biasing for Class 0; versus TPS23753APWPR, it trades PoE+ capability for integrated AUX control and lower system-level component count in 802.3af deployments.
Availability
LM5071MT-80/NOPB is available at Aetrix Electronics and suitable for IP telephony endpoints, wireless access points, network video cameras, and IoT edge gateways requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for LM5071MT-80/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The LM5071 product line delivers integrated PoE PD controllers with auxiliary power interface - designed specifically for cost-optimized, space-constrained powered devices needing seamless dual-source operation and full 802.3af compliance.
FAQ
What is the maximum input voltage rating for LM5071MT-80/NOPB?
The LM5071MT-80/NOPB has an absolute maximum VIN-to-VEE rating of 80 V, with operational input voltage specified from 1.8 V to 60 V. This allows safe handling of PoE transients and compatibility with 48 V nominal systems while supporting auxiliary inputs down to 9.5 V via the AUX pin. The internal 80 V MOSFET and UVLO circuitry ensure reliable operation across this full range without external clamping.
How does the LM5071MT-80/NOPB handle power source handover between PoE and auxiliary input?
The LM5071MT-80/NOPB uses its dedicated AUX pin to force UVLO release independently of VIN voltage - enabling immediate activation of the PWM controller when a 12 V wall adapter is connected, even if PoE voltage is absent or below 25 V. This eliminates sequencing delays and ensures uninterrupted operation during source transitions, with no external logic required.
What is the purpose of the ARTN pin on LM5071MT-80/NOPB, and why is it separate from RTN?
The ARTN pin serves as the dedicated analog ground return for sensitive circuits including FB, COMP, CS, and RT - isolating them from high-current SMPS return noise on RTN. This separation prevents coupling of switching transients into the error amplifier and current sense paths, ensuring stable regulation and reliable overcurrent protection. Layout best practice requires star grounding of ARTN near the IC, with single-point tie to RTN.
Can LM5071MT-80/NOPB be used in isolated flyback designs, and how is feedback implemented?
Yes, LM5071MT-80/NOPB supports isolated flyback topologies. In such designs, the internal error amplifier is typically disabled (FB tied to ARTN), and feedback is provided via an optocoupler connected between COMP and ARTN. The internal 5 kΩ pull-up on COMP supplies bias current to the optocoupler transistor, enabling secondary-side regulation without external components - maintaining tight output voltage accuracy across line and load variations.
What distinguishes the LM5071MT-80/NOPB from the -50 variant, and when should each be selected?
The LM5071MT-80/NOPB implements 80% maximum duty cycle with integrated slope compensation for stable current-mode control above 50% duty; the -50 variant caps duty cycle at 50% and omits slope compensation. Select LM5071MT-80/NOPB for flyback converters requiring high step-down ratios (e.g., 48 V to 5 V), and LM5071MT-50/NOPB for forward or push-pull topologies where duty cycle is inherently limited and slope compensation is unnecessary.
LM5071MT-80/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 12.95 W
- Internal Switch(s):
- Both
- Auxiliary Sense:
- Yes
- Standards:
- 802.3af (PoE)
- Voltage - Supply:
- 1.8V ~ 60V
- Current - Supply:
- 1mA
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
LM5071MT-80/NOPB FAQ
1.How can I place an order for LM5071MT-80/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5071MT-80/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5071MT-80/NOPB reliable?
The price and inventory of LM5071MT-80/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5071MT-80/NOPB is usually 5 days.
3.What payment methods are accepted for LM5071MT-80/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5071MT-80/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5071MT-80/NOPB?
LM5071MT-80/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5071MT-80/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5071MT-80/NOPB?
For technical support, including LM5071MT-80/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5071MT-80/NOPB requirements.
6.How does Aetrix verify that LM5071MT-80/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5071MT-80/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5071MT-80/NOPB meets industry standards.
7.What is the process for return or replacement of LM5071MT-80/NOPB?
All LM5071MT-80/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5071MT-80/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5071MT-80/NOPB part is unused and in its original packaging.
Return procedure for LM5071MT-80/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5071MT-80/NOPB Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
