Texas Instruments LM5072MH-80/NOPB
- Part No.:
- LM5072MH-80/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM5072MH-80/NOPB.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,349
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5072MH-80/NOPB from Texas Instruments is an integrated IEEE 802.3af-compliant Powered Device (PD) interface and current-mode PWM controller in a single TSSOP-16 EP package. It delivers up to 80% maximum duty cycle, supports 9–70V auxiliary input, features a 100V-rated hot-swap MOSFET (RDS(ON) = 0.7Ω), and enables PoE-powered IP phones, wireless access points, and network cameras requiring robust power handshaking and DC-DC conversion.
For engineers reviewing the LM5072MH-80/NOPB datasheet, LM5072MH-80/NOPB pinout, LM5072MH-80/NOPB application, or LM5072MH-80/NOPB equivalent, key selection criteria include IEEE 802.3af PD compliance, programmable 150–800 mA DC current limit, 80% duty-cycle capability with internal slope compensation, and dual auxiliary power support (front/rear) for hybrid PoE + AC adapter operation.
Technical Context
The LM5072MH-80/NOPB implements a fully autonomous PoE PD interface with integrated signature resistor (24.5 kΩ), classification circuitry, UVLO (38 V rise / 31 V fall), and thermal shutdown (165°C). Its hot-swap MOSFET handles up to 100 V input and enforces programmable inrush (150–400 mA) and DC current limits (150–800 mA) via external resistors on ICL_FAUX and DCCL pins.
The PWM controller uses peak-current-mode control with 250 kHz typical switching frequency (adjustable via RT pin), 800 mA gate drive strength, built-in slope compensation, and a 2% reference error amplifier. It supports flyback, forward, and buck topologies and accepts auxiliary power inputs that can override PoE priority via RAUX/ICL_FAUX logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IEEE Compliance | Fully compliant with IEEE 802.3af Powered Device requirements including detection, classification, and power removal sequencing. |
| Max Duty Cycle | 80% with internal slope compensation - enables high-efficiency flyback designs with wide input/output ratios without instability. |
| Hot Swap MOSFET | Integrated 100 V, 0.7 Ω RDS(ON) MOSFET - eliminates external high-voltage switch and reduces BOM count for PoE front-end. |
| Input Voltage Range | 9 V to 70 V for auxiliary sources; 36–70 V nominal PoE operation - supports both standard PoE and higher-power auxiliary-fed applications. |
| DC Current Limit | Programmable 150–800 mA via DCCL pin resistor - allows precise tailoring of input current for Class 0–4 PDs and non-standard PoE implementations. |
| Oscillator Frequency | Adjustable 50–500 kHz via RT pin (e.g., 250 kHz at RT = 26.1 kΩ) - balances efficiency, EMI, and transformer size across topologies. |
| Power Good Output | nPGOOD active-low signal with 1.5 V VDS threshold and 5 V VGS validation - provides reliable system enable after capacitor charging completes. |
Pinout & Package
TSSOP-16 EP (Exposed Pad) package with thermal pad connected to VEE for enhanced heat dissipation. Pin 1 is RT; pin 16 is ARTN; exposed pad must be soldered to PCB ground plane per TI layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RT) | Oscillator frequency programming | Resistor-to-ground sets switching frequency; determines loop bandwidth and transformer sizing. |
| 3 (VIN) | PoE/auxiliary positive input | Accepts up to 100 V; feeds PD interface and internal 100 V start-up regulator. |
| 4 (RCLASS) | PD classification current setting | External resistor programs IEEE 802.3af Class 0–4; open = Class 0 (15.4 W allocation). |
| 5 (ICL_FAUX) | Inrush limit / front auxiliary enable | Resistor sets inrush current (150–400 mA); voltage >8.7 V enables front auxiliary priority over PoE. |
| 6 (DCCL) | DC current limit programming | Resistor sets steady-state input current limit (150–800 mA); critical for thermal management and cable loss. |
| 7 (VEE) | PoE/auxiliary return path | Common return for PoE input and front auxiliary; connects to exposed pad for thermal conduction. |
| 8 (RTN) | PWM controller power return | Drain node of internal hot-swap MOSFET; must tie to local PWM ground near converter output. |
| 9 (OUT) | PWM gate driver output | 800 mA peak sink/source drives external N-channel MOSFET; requires low-inductance layout. |
| 10 (VCC) | Bias supply output | 7.7 V regulated output powers internal circuitry; max 15 mA load; UVLO protects during brownout. |
| 11 (nPGOOD) | Power Good indicator | Active-low open-drain output confirms full capacitor charge and valid gate drive conditions. |
| 12 (CS) | Current sense input | Connects to current-sense resistor; 0.5 V threshold enables cycle-by-cycle current limiting. |
| 13 (RAUX) | Rear auxiliary power enable | Voltage thresholds (2.5 V / 6.0 V) select rear auxiliary dominance; bypasses hot-swap MOSFET for direct DC-DC input. |
| 14 (FB) | Voltage feedback input | Inverting input of error amplifier; connects to optocoupler in isolated designs or divider in non-isolated. |
| 15 (COMP) | Error amplifier output | Compensation node for loop stability; interfaces with optocoupler secondary in isolated topologies. |
| 16 (ARTN) | PWM reference ground | Must short to RTN at single point to minimize noise coupling into sensitive analog blocks. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PD signature resistor | 24.5 kΩ precision resistor eliminates external component and ensures IEEE 802.3af detection compliance. |
| Programmable auxiliary power priority | Front (ICL_FAUX) or rear (RAUX) auxiliary sources can override PoE input - enables seamless failover in hybrid power systems. |
| Thermal shutdown with hysteresis | 165°C trip with 25°C hysteresis prevents latch-up and enables safe recovery after overload or ambient overheating. |
| 100 V input rating | Supports transient surge suppressor selection with margin above 802.3af 60 V max, simplifying front-end protection design. |
| Current-mode PWM with slope compensation | Internal slope compensation stabilizes 80% duty-cycle operation in continuous-conduction-mode flyback converters. |
Applications
| IP Telephony Endpoint | Wireless Access Point |
|---|---|
|
Use Scenario: Desktop VoIP phone powered exclusively via Cat5e Ethernet cable in enterprise LAN. IC Role / Device Role / Timing Role: LM5072MH-80/NOPB serves as primary PD interface and flyback controller, managing PoE handshake, inrush, classification, and 5 V/2 A DC-DC conversion. Use Value: Eliminates external AC adapter, reduces cabling clutter, and guarantees interoperability with Cisco/Meraki PSEs via full 802.3af compliance. |
Use Scenario: Dual-band Wi-Fi 6 AP deployed in ceiling-mounted enclosure with limited airflow and no local AC outlet. IC Role / Device Role / Timing Role: LM5072MH-80/NOPB acts as PoE PD and forward converter controller, delivering 12 V/1.5 A to RF subsystems while monitoring thermal headroom. Use Value: Enables 802.3af Class 4 (30 W) operation with programmable 600 mA DC limit and thermal shutdown - avoids derating in confined spaces. |
| Network Video Camera | Industrial PoE Switch Module |
|
Use Scenario: Outdoor PTZ camera with heater and IR illuminator drawing burst loads exceeding 802.3af limits. IC Role / Device Role / Timing Role: LM5072MH-80/NOPB functions as PoE interface and buck controller, using rear auxiliary input (12 V DC) to supplement PoE during motor activation. Use Value: RAUX pin enables automatic switchover to auxiliary power when PoE current limit is exceeded - maintains video stream continuity during pan/tilt events. |
Use Scenario: DIN-rail mounted managed switch with 8 PoE ports, each requiring independent PD supervision and fault reporting. IC Role / Device Role / Timing Role: LM5072MH-80/NOPB implements per-port PD interface and isolated flyback controller, feeding isolated 3.3 V logic rails with nPGOOD status signaling. Use Value: Integrated nPGOOD and classification enable real-time port-level power state monitoring via microcontroller GPIO - simplifies SNMP-based power management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Powered Device interface and PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5073MH/NOPB | 50% max duty cycle, no slope compensation; lacks RAUX pin; identical PD interface and pinout. | Suitable only for lower-duty applications (e.g., buck converters); cannot replace LM5072MH-80/NOPB in 80% flyback designs. | Select LM5073MH/NOPB only when 50% duty cycle suffices and auxiliary dominance is unnecessary. |
| LT4275IMS#PBF | IEEE 802.3at/af-compliant PD interface only; no integrated PWM controller; requires external DC-DC IC. | Used where modular architecture separates PD interface from power conversion (e.g., multi-rail systems with shared controllers). | Choose LT4275IMS#PBF when system-level flexibility outweighs integration benefits - adds BOM count but enables topology independence. |
Compared with LM5072MH-80/NOPB, LM5073MH/NOPB trades duty-cycle capability for simpler control in buck applications, while LT4275IMS#PBF sacrifices integration for standards-compliant modularity - neither offers the same combination of 80% PWM control, auxiliary dominance, and full PoE interface in one die.
Availability
LM5072MH-80/NOPB is available at Aetrix Electronics and suitable for IP telephony endpoints, wireless access points, network video cameras, industrial PoE switches, and hybrid auxiliary+PoE embedded systems requiring stable component supply across production lifecycles.
Supply support for LM5072MH-80/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of leadership in Power over Ethernet solutions.
The LM5072 product line delivers integrated PoE PD interfaces with embedded PWM controllers to simplify single-chip power system design for IEEE 802.3af-compliant endpoints and hybrid auxiliary-powered devices.
FAQ
What is the maximum duty cycle supported by the LM5072MH-80/NOPB?
The LM5072MH-80/NOPB supports a maximum duty cycle of 80%, with internal slope compensation enabled to ensure stability in continuous-conduction-mode flyback topologies. This is confirmed in the datasheet's Electrical Characteristics table (Max Duty Cycle (-80 Device): 75–85%) and block diagram labeling. The -80 suffix explicitly denotes this variant, distinguishing it from the -50 version. Designers must use the LM5072MH-80/NOPB - not the LM5072MH-50/NOPB - when 80% operation is required.
Does the LM5072MH-80/NOPB require external components for IEEE 802.3af detection?
No, the LM5072MH-80/NOPB integrates a precision 24.5 kΩ signature resistor between VIN and VEE pins, satisfying the IEEE 802.3af detection impedance requirement (23.75–26.25 kΩ) without external parts. The device automatically disengages this resistor after detection to reduce power loss. This integration is documented in the "Features" section and Figure 17 of the SNVS437D datasheet, confirming full compliance with no added BOM cost for signature functionality.
How does the LM5072MH-80/NOPB handle auxiliary power sources?
The LM5072MH-80/NOPB supports two auxiliary power configurations: front auxiliary (via ICL_FAUX pin, enabling priority over PoE when voltage exceeds 8.7 V) and rear auxiliary (via RAUX pin, bypassing the hot-swap MOSFET for direct DC-DC input). Both modes disable classification and adjust UVLO behavior. These capabilities are detailed in the "Versatile Auxiliary Power Options" feature list and RAUX/ICL_FAUX pin descriptions in the datasheet, enabling flexible hybrid power architectures.
What is the purpose of the nPGOOD pin on the LM5072MH-80/NOPB?
The nPGOOD pin on the LM5072MH-80/NOPB is an active-low open-drain indicator that signals successful completion of PoE startup: it asserts low only when both the hot-swap MOSFET's VDS drops below 1.5 V (with 1 V hysteresis) and its VGS exceeds 5 V, confirming full capacitor charge and valid gate drive conditions. This signal is used to enable downstream circuitry and is specified in the Electrical Characteristics table under "Power Good" parameters.
Can the LM5072MH-80/NOPB be used in isolated flyback designs?
Yes, the LM5072MH-80/NOPB supports isolated flyback topologies via its FB and COMP pins: FB serves as the inverting input of the error amplifier and is tied to ARTN to disable the internal amplifier in isolated configurations, while COMP interfaces with a secondary-side optocoupler to close the regulation loop. This configuration is explicitly validated in the "Supports Isolated and Non-Isolated Applications" feature and Figure 15's PWM controller block diagram.
LM5072MH-80/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 12.95 W
- Internal Switch(s):
- Both
- Auxiliary Sense:
- Yes
- Standards:
- 802.3af (PoE)
- Voltage - Supply:
- 9V ~ 70V
- Current - Supply:
- 2mA (Max)
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
LM5072MH-80/NOPB FAQ
1.How can I place an order for LM5072MH-80/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5072MH-80/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5072MH-80/NOPB reliable?
The price and inventory of LM5072MH-80/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5072MH-80/NOPB is usually 5 days.
3.What payment methods are accepted for LM5072MH-80/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5072MH-80/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5072MH-80/NOPB?
LM5072MH-80/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5072MH-80/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5072MH-80/NOPB?
For technical support, including LM5072MH-80/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5072MH-80/NOPB requirements.
6.How does Aetrix verify that LM5072MH-80/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5072MH-80/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5072MH-80/NOPB meets industry standards.
7.What is the process for return or replacement of LM5072MH-80/NOPB?
All LM5072MH-80/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5072MH-80/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5072MH-80/NOPB part is unused and in its original packaging.
Return procedure for LM5072MH-80/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5072MH-80/NOPB Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

