Texas Instruments LM5105SDX
- Part No.:
- LM5105SDX
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 10-WDFN Exposed Pad
- Datasheet:
-
LM5105SDX.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 10WSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,685
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5105SDX from Texas Instruments is a 100-V half-bridge gate driver IC designed to control high-side and low-side N-channel MOSFETs in synchronous buck and half-bridge power stages. It delivers 1.8-A peak source/sink current, supports bootstrap supply up to 118 V DC, integrates a bootstrap diode, features programmable dead time via RDT pin (75–705 ns), and operates with TTL-compatible IN/EN inputs.
For engineers reviewing the LM5105SDX datasheet, LM5105SDX pinout, LM5105SDX application, or LM5105SDX equivalent, this page provides verified technical context, confirmed pin functions, real-world dead-time tuning behavior, thermal performance data, and validated alternative options for high-voltage motor drive and DC-DC converter designs.
Technical Context
The LM5105SDX implements a robust level-shift architecture enabling high-speed floating high-side drive up to 100 V HS node voltage while maintaining <26 ns typical turnoff propagation delay. Its dual UVLO circuits independently monitor VDD (6.9 V rising threshold) and HB–HS (6.6 V rising threshold) to ensure safe startup and fault recovery.
Dead time is precisely controlled by an external resistor on RDT, generating matched turnon delays for HO and LO (±50 ns matching). The integrated bootstrap diode (0.85–1.1 V forward drop at 100 mA) eliminates need for external diode, reducing BOM count and layout complexity in compact half-bridge layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max HS Voltage | 100 V - enables direct control of high-voltage N-MOSFETs in industrial motor drives and telecom PSUs |
| Peak Output Current | 1.8 A source / 1.6 A sink - sufficient to drive 1000 pF gate capacitance with 15 ns rise/fall times |
| Bootstrap Supply Range | Up to 118 V DC - supports wide input voltage rails without external charge pump |
| Programmable Dead Time | 75–705 ns (RDT = 10 kΩ to 100 kΩ) - allows optimization for MOSFET switching speed and shoot-through prevention |
| UVLO Thresholds | VDD: 6.9 V (0.5 V hysteresis); HB–HS: 6.6 V (0.4 V hysteresis) - ensures reliable gate drive under brownout conditions |
| Propagation Delay | 26 ns typical turnoff; 485–705 ns turnon (RDT-dependent) - enables high-frequency operation up to 1 MHz |
| Package | 10-pin WSON (4 mm × 4 mm) with exposed thermal pad - provides 4.4 °C/W junction-to-case (bottom) thermal resistance |
Pinout & Package
LM5105SDX is housed in a thermally enhanced 10-pin WSON package (4.00 mm × 4.00 mm) with an exposed pad soldered to PCB ground for optimal thermal dissipation (RθJB = 14.9 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VDD | Positive gate drive supply rail | Input for low-side and logic circuitry; requires local 10× CBOOT bypass capacitor near pin |
| 2 HB | High-side bootstrap rail | Connects to positive terminal of bootstrap capacitor; supplies floating high-side driver stage |
| 3 HO | High-side gate driver output | Drives gate of high-side N-MOSFET; referenced to HS node, not VSS |
| 4 HS | High-side source reference | Return path for bootstrap capacitor; connects to source of high-side MOSFET and negative terminal of CBOOT |
| 5 NC | No connect | Internally unconnected; must remain floating or grounded per layout best practice |
| 6 RDT | Dead-time programming input | Resistor to VSS sets matched HO/LO turnon delays; 10 kΩ → 75 ns, 100 kΩ → 595 ns |
| 7 EN | Enable logic input | TTL-compatible (VIL = 0.8 V, VIH = 1.8 V); forces HO/LO low when inactive |
| 8 IN | Control logic input | Single PWM input; high = HO on / LO off; low = HO off / LO on (complementary mode) |
| 9 VSS | Ground reference | Common return for VDD, logic, and low-side driver; must be low-inductance connection to PCB ground plane |
| 10 LO | Low-side gate driver output | Drives gate of low-side N-MOSFET; referenced to VSS; capable of 1.6 A pulldown |
Key Features
| Feature | Design Value |
|---|---|
| Integrated bootstrap diode | Reduces component count and PCB area; 0.85–1.1 V forward drop at 100 mA enables efficient bootstrap recharge |
| Matched programmable dead time | Ensures consistent timing margin between HO and LO transitions; ±50 ns matching prevents shoot-through across temperature |
| Dual independent UVLO | Prevents partial drive during undervoltage: VDD UVLO disables both outputs; HB–HS UVLO disables only HO |
| TTL-compatible inputs with hysteresis | EN and IN accept standard logic levels (0.8 V/1.8 V thresholds) with noise immunity; no external level-shifting required |
| Fast propagation timing | 26 ns typical turnoff delay enables stable operation at >1 MHz switching frequencies in resonant topologies |
Applications
| Motor Control | DC-DC Converters |
|---|---|
|
Use Scenario: Driving N-channel MOSFET half-bridge in 24–48 V BLDC motor controllers for HVAC blowers and industrial pumps. IC Role / Device Role: Gate driver providing isolated high-side and synchronized low-side drive with programmable dead time to prevent cross-conduction. Use Value: 100 V HS rating supports 48 V bus with margin; 1.8-A peak current ensures fast MOSFET switching even with Qg > 40 nC devices. |
Use Scenario: Synchronous buck regulator in telecom power supply delivering 12 V @ 20 A from 48 V input. IC Role / Device Role: Half-bridge driver controlling high-side and low-side MOSFETs with precise dead-time tuning to minimize conduction loss and EMI. Use Value: Integrated bootstrap diode simplifies layout; 75–705 ns dead-time range accommodates wide MOSFET selection (Qg = 10–100 nC). |
| Solid-State Relays | Industrial Inverters |
|
Use Scenario: High-reliability solid-state AC switch using back-to-back N-MOSFETs driven by dual LM5105SDX in totem-pole configuration. IC Role / Device Role: Dual gate driver enabling zero-voltage switching control with independent UVLO monitoring of each half-bridge leg. Use Value: Dual UVLO (VDD + HB–HS) ensures safe turnoff during input dips or bootstrap capacitor discharge; 118 V HB rating supports 600 V AC peak handling. |
Use Scenario: Three-phase inverter stage in servo drive, where each phase uses LM5105SDX to drive 100 V N-MOSFETs in half-bridge topology. IC Role / Device Role: High-voltage gate driver delivering fast, matched switching with thermal robustness in enclosed industrial enclosures. Use Value: Exposed-pad WSON package achieves 14.9 °C/W junction-to-board thermal resistance, supporting continuous 125 °C operation in sealed environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRS2004PBF | Higher 600 V max HS voltage; no integrated bootstrap diode; fixed 100 ns dead time; SOIC-8 package | Better suited for >200 V applications but requires external bootstrap diode and offers no dead-time tuning | Select IRS2004PBF when operating above 100 V HS or when board space permits discrete diode placement and fixed timing suffices |
| UCC27201ADRMT | 120 V max HS; 4-A peak current; no RDT pin; adjustable dead time via external RC network; 10-pin WSON same footprint | Higher drive strength and wider voltage range, but dead-time adjustment less precise and requires two external components | Choose UCC27201ADRMT when >2 A peak current is needed or when system-level dead-time calibration is preferred over single-resistor simplicity |
Compared with IRS2004PBF and UCC27201ADRMT, LM5105SDX uniquely combines integrated bootstrap diode, single-resistor dead-time programming, and 100 V HS capability in a compact WSON package-making it optimal for cost-sensitive, space-constrained 48 V industrial and motor control designs where design simplicity and reliability are prioritized.
Availability
LM5105SDX is available at Aetrix Electronics and suitable for motor control, DC-DC conversion, solid-state relay, and industrial inverter applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM5105SDX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with decades of leadership in high-reliability power ICs.
The LM5105SDX belongs to TI's high-voltage gate driver product line, engineered specifically for robust, compact half-bridge control in industrial motor drives, telecom power supplies, and energy-efficient DC-DC converters.
FAQ
What is the maximum allowable voltage on the HS pin of the LM5105SDX?
The LM5105SDX specifies a maximum HS-to-VSS voltage of 100 V under recommended operating conditions. Absolute maximum rating allows transient excursions down to –5 V (if VDD ≤ 9 V), but sustained operation must remain within –1 V to 100 V to avoid latch-up or damage. This 100 V limit defines its use case in 48 V and 60 V industrial systems, not 400 V automotive or 600 V AC applications. Always verify HS node clamping in your layout using the body diode of the low-side MOSFET.
How does the RDT pin set dead time in the LM5105SDX?
The RDT pin on the LM5105SDX accepts a resistor to VSS that programs matched turnon delays for both HO and LO outputs. With RDT = 10 kΩ, dead time is 75–150 ns; with RDT = 100 kΩ, it increases to 570–705 ns. The internal RDT bias is 3 V with 1-mA current limit, making the timing linearly proportional to resistance. Layout best practice requires placing the RDT resistor within 2 mm of the pin to avoid noise coupling that could distort timing accuracy.
Does the LM5105SDX require an external bootstrap diode?
No, the LM5105SDX integrates a bootstrap diode with 0.85–1.1 V forward voltage at 100 mA, eliminating the need for an external diode. This reduces bill-of-materials count, PCB area, and routing complexity. However, the diode's dynamic resistance (0.8–1.5 Ω) and power dissipation must be considered at high switching frequencies (>500 kHz) or large bootstrap capacitor recharge currents-TI recommends verifying thermal rise in high-duty-cycle applications.
What are the UVLO thresholds and hysteresis values for the LM5105SDX?
The LM5105SDX has two independent UVLO circuits: VDD UVLO triggers at 6.9 V (rising) with 0.5 V hysteresis, and HB–HS UVLO triggers at 6.6 V (rising) with 0.4 V hysteresis. These thresholds ensure safe startup and fault recovery-VDD UVLO disables both HO and LO, while HB–HS UVLO disables only HO to maintain low-side functionality during bootstrap capacitor discharge. Both thresholds vary <±0.1 V over –40°C to 125°C.
Can the LM5105SDX drive MOSFETs with gate charge exceeding 50 nC?
Yes, the LM5105SDX can drive MOSFETs with Qg > 50 nC. Its 1.8-A peak source and 1.6-A peak sink current, combined with 15 ns rise/fall times into 1000 pF, enable fast switching even for high-Qg devices. For example, driving a 60 nC MOSFET at 100 kHz requires ~6 mA average gate current-well within the LM5105SDX's 3 mA typical operating supply current (IDDO). Thermal validation is recommended for continuous high-frequency operation with Qg > 80 nC.
LM5105SDX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 8V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 1.8A, 1.8A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 118 V
- Rise / Fall Time (Typ):
- 15ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WSON (4x4)
LM5105SDX FAQ
1.How can I place an order for LM5105SDX through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5105SDX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5105SDX reliable?
The price and inventory of LM5105SDX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5105SDX is usually 5 days.
3.What payment methods are accepted for LM5105SDX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5105SDX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5105SDX?
LM5105SDX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5105SDX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5105SDX?
For technical support, including LM5105SDX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5105SDX requirements.
6.How does Aetrix verify that LM5105SDX is sourced from the original manufacturer or authorized distributors?
All LM5105SDX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5105SDX meets industry standards.
7.What is the process for return or replacement of LM5105SDX?
All LM5105SDX units undergo pre-shipment inspection (PSI). If there is an issue with LM5105SDX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5105SDX part is unused and in its original packaging.
Return procedure for LM5105SDX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5105SDX Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

