Texas Instruments LM5109AMA/NOPB
- Part No.:
- LM5109AMA/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM5109AMA/NOPB.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5109AMA/NOPB from Texas Instruments is a high-voltage, 1A peak half-bridge gate driver IC designed to independently control high-side and low-side N-channel MOSFETs in synchronous buck and half-bridge power converters. It features TTL-compatible inputs, 30 ns typical propagation delay, 108 V bootstrap supply capability, and dual UVLO protection on VDD and HB–HS rails. Used in motor drives and isolated DC–DC topologies requiring robust level-shifting.
For engineers reviewing the LM5109AMA/NOPB datasheet, LM5109AMA/NOPB pinout, LM5109AMA/NOPB application, or LM5109AMA/NOPB equivalent, key selection criteria include high-side floating operation up to 90 V HS voltage, matched 2 ns typical propagation delay between channels, 15 ns rise/fall times into 1000 pF, SOIC-8 and WSON-8 package options, and independent HI/LI logic control with pull-down input resistors.
Technical Context
The LM5109AMA/NOPB integrates a robust high-speed level shifter to translate TTL-level HI signals to the floating high-side driver referenced to the HS node, enabling clean switching of N-MOSFETs with rail voltages up to 90 V. Its dual UVLO circuitry independently monitors VDD (6.7 V threshold) and HB–HS (6.6 V threshold), disabling HO during bootstrap under-voltage while allowing LO to remain functional.
Each output stage delivers ±1.0 A peak current with <0.65 V low-level output voltage at 100 mA sink, supporting fast turn-on/turn-off of power MOSFETs. The device operates across –40°C to +125°C junction temperature and supports switching frequencies up to 500 kHz with minimal timing skew (≤15 ns max delay matching).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Operating Range | 8 V to 14 V - sets gate drive voltage for low-side output and internal logic; below 6.7 V disables both outputs via UVLO. |
| HB–HS Voltage Range | 8 V to 14 V - supplies high-side driver; must exceed 6.6 V to enable HO; absolute max 108 V DC. |
| Peak Output Current | ±1.0 A - enables direct drive of MOSFETs with QG ≤ 17 nC at 500 kHz without external buffers. |
| Propagation Delay | 30–56 ns (typ 32 ns) - ensures tight timing control in high-frequency half-bridge PWM schemes. |
| Delay Matching | 2–15 ns (typ 2 ns) - minimizes shoot-through risk by synchronizing HI→HO and LI→LO transitions. |
| Rise/Fall Time | 15 ns (CL = 1000 pF) - supports efficient switching of medium-power MOSFETs with low gate charge. |
| Input Thresholds | VIH = 1.8–2.2 V, VIL = 0.8–1.8 V - compatible with 3.3 V and 5 V controllers without level translation. |
Pinout & Package
LM5109AMA/NOPB is available in SOIC-8 (4.90 mm × 3.91 mm) and thermally enhanced WSON-8 (4.00 mm × 4.00 mm) packages. Both feature exposed thermal pad (WSON) or standard leadframe (SOIC) for PCB heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Low-side gate drive supply | Provides 8–14 V bias for LO stage and internal logic; requires local 1 µF ceramic bypass to VSS. |
| HI | High-side input control | TTL-compatible digital input; internal ~200 kΩ pulldown ensures safe default-L state when floating. |
| LI | Low-side input control | TTL-compatible digital input; same pulldown behavior as HI; independent of HI for flexible PWM or phase-shifted control. |
| VSS | Ground reference | Common return for VDD, LI, HI, and LO; must be low-impedance connection to minimize noise coupling. |
| LO | Low-side gate driver output | Sinks/sources ±1.0 A to drive N-MOSFET gate; referenced to VSS; VOHL ≤ 1.20 V at –100 mA. |
| HS | High-side source node | Connects to source of high-side MOSFET and negative terminal of bootstrap capacitor; floats up to 90 V. |
| HO | High-side gate driver output | Drives high-side MOSFET gate referenced to HS; VOLH ≤ 0.65 V at 100 mA sink; requires external bootstrap diode. |
| HB | High-side gate drive supply rail | Connects to positive terminal of bootstrap capacitor; supplies HO stage; max 108 V DC relative to VSS. |
Key Features
| Feature | Design Value |
|---|---|
| Independent TTL Inputs | HI and LI accept 3.3 V/5 V logic directly; internal pulldown resistors (~200 kΩ) prevent floating-state misfire. |
| Floating High-Side Driver | HO operates referenced to HS node up to 90 V; enables use of efficient N-MOSFETs in high-voltage half-bridge arms. |
| Dual UVLO Protection | Separate thresholds on VDD (6.7 V) and HB–HS (6.6 V); HO disabled during bootstrap undervoltage while LO remains active. |
| Fast & Matched Timing | 32 ns typical propagation delay with ≤2 ns typical matching between HI→HO and LI→LO paths reduces dead-time uncertainty. |
| Bootstrap Supply Tolerance | Supports HB–HS up to 108 V DC; allows wide input voltage range in offline or industrial DC bus applications. |
| Thermally Enhanced Packages | WSON-8 offers 42.3°C/W RθJA vs SOIC-8's 117.6°C/W - critical for sustained 500 kHz operation in compact layouts. |
Applications
| Motor Drive Control | Isolated DC–DC Converter |
|---|---|
|
Use Scenario: Driving N-channel MOSFET half-bridge in 24–48 V BLDC motor inverters with PWM frequencies up to 20 kHz. IC Role / Device Role / Timing Role: Gate driver providing independent HI/LI control, 1A peak current, and shoot-through prevention via matched propagation delays. Use Value: Enables efficient, compact motor control without external level shifters or buffer stages, reducing BOM count and layout area. |
Use Scenario: Half-bridge topology in 300–400 V input telecom or industrial DC–DC converters operating at 100–500 kHz. IC Role / Device Role / Timing Role: High-side gate driver referenced to floating HS node; withstands 90 V HS swing and supports 108 V bootstrap supply. Use Value: Eliminates need for optocouplers or pulse transformers in gate drive isolation, lowering system cost and improving reliability. |
| Current-Fed Push-Pull | Two-Switch Forward Converter |
|
Use Scenario: Push-pull converter feeding transformer primary with center-tapped winding, using N-MOSFETs on both legs. IC Role / Device Role / Timing Role: Dual-channel driver delivering synchronized but non-overlapping gate signals with precise delay matching. Use Value: Prevents transformer saturation by ensuring strict complementary switching with minimal dead time uncertainty. |
Use Scenario: Two-switch forward converter with 100–200 V input, requiring high-side N-MOSFET control and bootstrap-based gate drive. IC Role / Device Role / Timing Role: Provides robust high-side drive with HB–HS UVLO monitoring to avoid loss of regulation during light-load conditions. Use Value: Ensures stable operation across wide load range by maintaining gate drive integrity even during duty-cycle modulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5109MX/NOPB | Same electrical specs and pinout; differs only in tape-and-reel packaging (no functional difference). | Identical use cases; selected for automated SMT assembly requiring reel format. | Drop-in replacement for LM5109AMA/NOPB in volume production; no design changes required. |
| UCC27201D | Higher 4-A peak current, 12-V VDD max, no HB–HS UVLO; SOIC-8 only; 12 ns rise time. | Better suited for high-QG MOSFETs (>30 nC) or higher-frequency designs (>1 MHz); lacks bootstrap UVLO monitoring. | Choose UCC27201D when driving large gate charges or needing faster edge rates; retain LM5109AMA/NOPB for bootstrap integrity-critical 500 kHz systems. |
Compared with LM5109MX/NOPB, LM5109AMA/NOPB offers identical performance in tube packaging for prototyping and low-volume builds; versus UCC27201D, it trades peak current and speed for integrated bootstrap UVLO and wider HB–HS voltage tolerance-critical for reliable operation in variable-duty-cycle converters.
Availability
LM5109AMA/NOPB is available at Aetrix Electronics and suitable for motor drives, isolated DC–DC converters, current-fed push-pull topologies, and two-switch forward power supplies requiring stable component supply, long-lifecycle support, and consistent parametric performance across temperature and voltage ranges.
Supply support for LM5109AMA/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The LM5109AMA/NOPB belongs to TI's high-voltage gate driver product line, engineered specifically for cost-sensitive, high-efficiency half-bridge and synchronous buck applications where bootstrap-based high-side drive and TTL compatibility are essential.
FAQ
What is the maximum allowable HS node voltage for LM5109AMA/NOPB?
The LM5109AMA/NOPB supports HS node voltages from –1 V to +90 V relative to VSS. Transient excursions below ground must not exceed VDD – 15 V (e.g., if VDD = 10 V, HS must stay ≥ –5 V) to prevent parasitic conduction. This rating is confirmed in Section 6.1 Absolute Maximum Ratings and Figure 10 of the SNVS412C datasheet.
Does LM5109AMA/NOPB require an external bootstrap diode?
Yes, LM5109AMA/NOPB requires an external fast-recovery or Schottky bootstrap diode (e.g., 1N4148 or PMEG4010CEH) connected from VDD to HB. The diode charges the bootstrap capacitor during low-side conduction; its forward voltage drop directly impacts minimum achievable HB–HS voltage and must be factored into UVLO margin calculations per Section 8.2.2.2.
Can LM5109AMA/NOPB drive P-channel MOSFETs on the high side?
No, LM5109AMA/NOPB is designed exclusively for N-channel MOSFETs on both high-side and low-side positions. Its HO output is a source-follower configuration referenced to HS and cannot provide the gate-to-source voltage polarity required for P-MOSFET enhancement-mode operation. The datasheet explicitly states "drives both a high-side and low-side N-Channel MOSFET" in Feature 1.
What is the purpose of the internal pulldown resistors on HI and LI pins of LM5109AMA/NOPB?
The LM5109AMA/NOPB integrates ~200 kΩ internal pulldown resistors on HI and LI pins to ensure both outputs default to low when inputs are unconnected or floating. This prevents unintended MOSFET turn-on during power-up, reset, or controller fault conditions-critical for safety in motor and power supply applications per Section 5 Pin Functions.
How does LM5109AMA/NOPB handle mismatched input timing between HI and LI?
LM5109AMA/NOPB processes HI and LI independently with no internal interlock or dead-time insertion. If both inputs go high simultaneously, both HO and LO will assert, risking shoot-through. System-level dead time must be implemented in the upstream PWM controller. The device's 2 ns typical delay matching (Section 6.6) minimizes timing skew but does not prevent overlap-confirmed in Table 1 INPUT and OUTPUT Logic Table.
LM5109AMA/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 8V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 1A, 1A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 108 V
- Rise / Fall Time (Typ):
- 15ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LM5109AMA/NOPB FAQ
1.How can I place an order for LM5109AMA/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5109AMA/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5109AMA/NOPB reliable?
The price and inventory of LM5109AMA/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5109AMA/NOPB is usually 5 days.
3.What payment methods are accepted for LM5109AMA/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5109AMA/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5109AMA/NOPB?
LM5109AMA/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5109AMA/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5109AMA/NOPB?
For technical support, including LM5109AMA/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5109AMA/NOPB requirements.
6.How does Aetrix verify that LM5109AMA/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5109AMA/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5109AMA/NOPB meets industry standards.
7.What is the process for return or replacement of LM5109AMA/NOPB?
All LM5109AMA/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5109AMA/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5109AMA/NOPB part is unused and in its original packaging.
Return procedure for LM5109AMA/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5109AMA/NOPB Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
