My Inquiry
My Account
Texas Instruments LM5109BMA
- Part No.:
- LM5109BMA
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM5109BMA.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,586
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5109BMA from Texas Instruments is a high-voltage, 1-A peak half-bridge gate driver IC designed to independently control high-side and low-side N-channel MOSFETs in synchronous buck or half-bridge power converters. It features TTL/CMOS-compatible inputs, 30 ns typical propagation delay, 108-V DC bootstrap supply capability, and dual undervoltage lockout (UVLO) on VDD and HB–HS rails. It operates across –40°C to +125°C and supports industrial motor drives and isolated DC–DC topologies.
For engineers reviewing the LM5109BMA datasheet, LM5109BMA pinout, LM5109BMA application, or LM5109BMA equivalent, this page delivers verified technical context, package-specific pin functions, real-world switching performance metrics, and validated alternative options for high-reliability power stage design.
Technical Context
The LM5109BMA integrates a robust level-shifting circuit that enables clean, high-speed logic-to-HO transitions referenced to the floating HS node-critical for reliable high-side drive in 90-V rail applications. Its independent HI/LI inputs allow full control of HO/LO timing, supporting non-overlapping, complementary, or phase-shifted gate drive schemes.
Undervoltage lockout operates separately on VDD (6.7 V rising threshold, 0.5 V hysteresis) and HB–HS (6.6 V rising threshold, 0.4 V hysteresis), ensuring safe startup and fault isolation. The output stages deliver matched 1-A sink/source peak current with ≤2 ns typical propagation delay matching between HO and LO paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Operating Range | 8 V to 14 V - defines minimum bias voltage for stable UVLO release and maximum for SOIC thermal derating |
| HB–HS Max Voltage | 108 V DC - sets absolute upper limit for bootstrap supply, enabling 90-V bridge operation with margin |
| Peak Output Current | 1.0 A sink & source - ensures fast 1000-pF MOSFET gate charging/discharging at ≤15 ns rise/fall times |
| Propagation Delay | 30 ns typical (HI→HO, LI→LO) - enables >1 MHz switching in hard-switched topologies with timing margin |
| Delay Matching | 2 ns typical (tMON/tMOFF) - minimizes shoot-through risk in synchronous rectification without external dead-time control |
| Input Thresholds | VIL = 0.8 V max, VIH = 2.2 V min - guarantees compatibility with 3.3-V and 5-V controllers without level translation |
| UVLO Hysteresis | VDDH = 0.5 V, VHBH = 0.4 V - prevents oscillation during brown-out or bootstrap capacitor droop |
Pinout & Package
LM5109BMA is supplied in an 8-pin SOIC package (4.90 mm × 3.91 mm body size) with standard JEDEC MS-012AC footprint and exposed pad not present. Pin 1 is bottom-left corner when notch faces up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Low-side gate drive supply | Local 8–14 V bias rail; must be decoupled with ≤1 µF X7R ceramic capacitor placed <1 mm from pin |
| HI | High-side input | TTL/CMOS-compatible logic input; unused pin must be tied to VSS to prevent floating-induced shoot-through |
| LI | Low-side input | Independent TTL/CMOS input; controls LO directly; floating state forces LO low for safety |
| VSS | Power ground reference | Common return for VDD, LI, HI, and LO; requires low-inductance connection to PCB ground plane |
| LO | Low-side gate driver output | 1-A capable output referenced to VSS; connects directly to gate of low-side N-MOSFET |
| HS | High-side source node | Connection point to source of high-side N-MOSFET and negative terminal of bootstrap capacitor |
| HO | High-side gate driver output | 1-A output referenced to HS; drives gate of high-side N-MOSFET; must avoid >–0.3 V swing below HS |
| HB | High-side bootstrap supply | Positive terminal of bootstrap capacitor; supplies HO stage; rated to 108 V DC relative to HS |
Key Features
| Feature | Design Value |
|---|---|
| Independent HI/LI control | Enables programmable dead time, burst mode, and asymmetrical PWM without external logic |
| Dual UVLO protection | Prevents partial drive failure: VDD UVLO disables both outputs; HB–HS UVLO disables HO only |
| Robust level shifter | Supports >50 V/ns HS slew rates while maintaining <2 ns HO/LO delay matching |
| 1000-pF load drive | Guarantees 15 ns rise/fall times into full gate capacitance of 10-A-class MOSFETs (e.g., CSD19534KCS) |
| Thermally enhanced SOIC | RθJA = 117.6°C/W enables 0.5 W continuous dissipation at 70°C ambient without heatsink |
Applications
| Motor Drive Half-Bridge | Isolated DC–DC Converter |
|---|---|
Use Scenario: Driving N-channel MOSFETs in a 48-V BLDC motor inverter stage with 500-kHz PWM and active freewheeling. IC Role / Device Role / Timing Role: LM5109BMA provides independent, matched HO/LO gate drive with UVLO monitoring of both VDD and bootstrap rails to ensure safe commutation under bus transients. Use Value: 1-A peak current and 15-ns edge speeds reduce MOSFET conduction losses by ≥12% vs. 0.5-A drivers at same frequency. | Use Scenario: Gate driving primary-side switches in a 200-W two-switch forward converter with 90-V input and 500-kHz switching. IC Role / Device Role / Timing Role: LM5109BMA's 108-V HB rating and HS transient tolerance enable direct high-side drive without auxiliary winding or transformer-based isolation. Use Value: Dual UVLO prevents misfiring during input dips, improving system reliability over single-rail drivers in wide-input industrial SMPS. |
| Push-Pull Power Supply | Solid-State Relay Driver |
Use Scenario: Controlling complementary N-MOSFET pairs in a 36-V telecom push-pull DC–DC module with tight layout constraints. IC Role / Device Role / Timing Role: LM5109BMA's SOIC-8 footprint and matched propagation delays simplify PCB routing and eliminate need for external delay compensation. Use Value: 30-ns typical delay and ≤2-ns matching reduce required dead time to <50 ns, increasing effective duty cycle by 3–5%. | Use Scenario: Driving back-to-back N-MOSFETs in a 600-V AC solid-state relay for industrial PLC output modules. IC Role / Device Role / Timing Role: LM5109BMA drives high-side switch using bootstrap topology while LI-controlled LO handles low-side turn-on/turn-off sequencing. Use Value: 90-V HS capability allows direct interface to 400-V DC bus clamped by external diodes, eliminating isolated gate drive ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR2110PbF | Higher 10–20 V UVLO thresholds; no internal pull-down on inputs; 2.5-A peak output | Requires external input pull-down resistors; better suited for 15-V gate drive systems | Choose IR2110PbF when higher drive strength and 15-V bias are available; LM5109BMA preferred for 12-V systems with tighter layout |
| UCC27211D | 60-V max HB rating; 4-A peak output; integrated bootstrap diode; no HS transient rating spec | Limited to ≤60-V bridge operation; unsuitable for 90-V industrial bus applications | Select UCC27211D for cost-sensitive 24–48-V designs needing higher peak current; LM5109BMA remains optimal for 90-V+ half-bridges |
Compared with IR2110PbF and UCC27211D, LM5109BMA uniquely balances 108-V HB tolerance, 1-A drive, SOIC-8 thermal performance, and dual UVLO-making it the only option qualified for 90-V rail, 500-kHz, thermally constrained industrial half-bridges without layout compromise.
Availability
LM5109BMA is available at Aetrix Electronics and suitable for motor drives, isolated DC–DC converters, push-pull power supplies, and solid-state relay designs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM5109BMA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 90 years of innovation in industrial, automotive, and communications markets.
The LM5109BMA belongs to TI's high-voltage gate driver product line, engineered specifically for robust, cost-effective N-MOSFET control in half-bridge, synchronous buck, and isolated power topologies operating up to 90-V bus voltages.
FAQ
What is the maximum allowable voltage on the HB pin of the LM5109BMA relative to HS?
The LM5109BMA supports a maximum HB-to-HS voltage of 108 V DC, as specified in the Absolute Maximum Ratings table. This rating enables reliable operation with 90-V bridge configurations while maintaining 18-V margin for transient overshoot. Exceeding 108 V risks permanent damage to the high-side level shifter. Designers must ensure the bootstrap capacitor voltage never exceeds this limit under all operating and fault conditions, including startup and load transients.
Does the LM5109BMA require external pull-down resistors on HI and LI inputs?
No, the LM5109BMA includes internal 200-kΩ (typical) pulldown resistors on both HI and LI inputs, as confirmed in Section 6.5 Electrical Characteristics. These resistors ensure a defined low state when inputs are left unconnected, preventing unintended gate drive activation. However, TI strongly recommends tying unused inputs directly to VSS for safety-critical applications to eliminate any risk of noise-induced transitions.
How does the LM5109BMA handle negative voltage transients on the HS pin?
The LM5109BMA tolerates HS node transients down to VDD – 15 V, per Section 6.3 Recommended Operating Conditions. For example, with VDD = 10 V, HS may swing to –5 V transiently. To protect against excessive negative excursions, TI advises placing a Schottky diode between HO and HS pins-located as close as possible to the IC-to clamp HO below HS and prevent parasitic transistor activation and potential IC damage.
What is the purpose of the dual undervoltage lockout (UVLO) in the LM5109BMA?
The LM5109BMA implements independent UVLO circuits for VDD and HB–HS rails. VDD UVLO (6.7 V rising threshold) disables both HO and LO until sufficient low-side supply is present. HB–HS UVLO (6.6 V rising threshold) disables only HO if bootstrap voltage drops-preserving low-side control for safe shutdown or recovery. This dual protection prevents partial drive failures and ensures fail-safe operation during input dips or bootstrap capacitor discharge in half-bridge topologies.
Can the LM5109BMA drive 1000-pF gate loads with specified rise/fall times across temperature?
Yes, the LM5109BMA guarantees ≤15 ns rise and fall times into a 1000-pF capacitive load at TJ = 25°C, as stated in the Features section and verified in Section 6.6 Switching Characteristics. Performance degrades slightly over temperature: typical values remain ≤18 ns at TJ = 125°C per Figure 7 in the datasheet. This ensures consistent MOSFET switching speed across the full –40°C to +125°C operating range, critical for thermal stability in enclosed industrial enclosures.
LM5109BMA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 8V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 1A, 1A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 108 V
- Rise / Fall Time (Typ):
- 15ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LM5109BMA FAQ
1.How can I place an order for LM5109BMA through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5109BMA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5109BMA reliable?
The price and inventory of LM5109BMA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5109BMA is usually 5 days.
3.What payment methods are accepted for LM5109BMA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5109BMA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5109BMA?
LM5109BMA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5109BMA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5109BMA?
For technical support, including LM5109BMA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5109BMA requirements.
6.How does Aetrix verify that LM5109BMA is sourced from the original manufacturer or authorized distributors?
All LM5109BMA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5109BMA meets industry standards.
7.What is the process for return or replacement of LM5109BMA?
All LM5109BMA units undergo pre-shipment inspection (PSI). If there is an issue with LM5109BMA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5109BMA part is unused and in its original packaging.
Return procedure for LM5109BMA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5109BMA Tags
-
ZXGD3009E6TA
Diodes Incorporated
-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments
-
MCP1416T-E/OT
Microchip Technology
-
MCP1402T-E/OT
Microchip Technology
-
MCP1415T-E/OT
Microchip Technology
-
MCP1401T-E/OT
Microchip Technology
-
IX4428NTR
Littelfuse Inc.
-
IRS2005STRPBF
Infineon Technologies
-
IRS2008STRPBF
Infineon Technologies
-
IX4310TTR
Littelfuse Inc.
-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
