Texas Instruments LM5109BMA/NOPB
- Part No.:
- LM5109BMA/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM5109BMA/NOPB.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:17,475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5109BMA/NOPB from Texas Instruments is a high-voltage, 1-A peak half-bridge gate driver IC designed to independently control high-side and low-side N-channel MOSFETs in synchronous buck and half-bridge power converters. It supports HB rail voltages up to 108 V DC, delivers 1.0-A sink/source output current per channel, and achieves 30-ns typical propagation delay with ≤2-ns matching between channels. It is used in industrial motor drives and isolated DC-DC converters requiring robust level-shifting and UVLO protection.
For engineers reviewing the LM5109BMA/NOPB datasheet, LM5109BMA/NOPB pinout, LM5109BMA/NOPB application, or LM5109BMA/NOPB equivalent, key selection considerations include bootstrap voltage tolerance (up to 108 V), independent TTL/CMOS-compatible HI/LI inputs, dual-rail undervoltage lockout (VDD and VHB–HS), thermal performance in WSON-8 package (RθJB = 19.3°C/W), and fast 15-ns rise/fall times into 1000-pF loads.
Technical Context
The LM5109BMA/NOPB integrates a floating high-side driver with robust level-shift architecture referenced to HS, enabling clean logic-to-HO signal translation without cross-conduction risk. Its dual UVLO circuitry independently monitors VDD–VSS (6.7-V rising threshold) and VHB–HS (6.6-V rising threshold), each with built-in hysteresis (0.5 V and 0.4 V respectively) to prevent oscillation during supply transients.
Each output stage features matched 1-A peak sink/source capability, low RDS(on)-equivalent drive impedance, and operates across –40°C to +125°C junction temperature. The device requires external bootstrap diode and capacitor for high-side supply generation and mandates low-ESR/low-ESL decoupling at VDD–VSS and HB–HS pins to maintain stability under 500-kHz switching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VHB max | 108 V DC - Enables high-side operation with 90-V HS node swing and 18-V bootstrap headroom. |
| IO peak | 1.0 A sink/source - Sufficient to drive 1000-pF gate capacitance with 15-ns rise/fall times. |
| tPHL/tPLH | 30–32 ns typical - Ensures precise timing control in high-frequency (>500 kHz) PWM systems. |
| Delay matching | ≤2 ns typical - Minimizes shoot-through risk by tightly aligning HO/LO turn-on/turn-off edges. |
| VDD UVLO | 6.7 V rising / 6.2 V falling - Prevents erratic output behavior during brown-out conditions. |
| VHB–VHS UVLO | 6.6 V rising / 6.2 V falling - Disables HO only when bootstrap voltage is insufficient, preserving LO operation. |
| RθJB | 19.3°C/W (WSON-8) - Supports >1.5-W continuous power dissipation with PCB copper pour. |
Pinout & Package
LM5109BMA/NOPB is packaged in an 8-pin thermally enhanced WSON (NGT) package (4.00 mm × 4.00 mm), with exposed thermal pad soldered to PCB ground plane for optimal heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Low-side gate drive supply | Input power for LO stage and logic; must be decoupled locally to VSS with low-ESR/ESL capacitor. |
| HI | High-side input | TTL/CMOS-compatible control signal; unused pin must be tied to VSS (not floating). |
| LI | Low-side input | TTL/CMOS-compatible control signal; unused pin must be tied to VSS (not floating). |
| VSS | Ground reference | Common return for LI, LO, and VDD; all signals referenced to this node. |
| LO | Low-side gate output | Drives gate of low-side N-MOSFET; referenced to VSS; 1-A peak sink/source capability. |
| HS | High-side source node | Connects to source of high-side N-MOSFET and negative terminal of bootstrap capacitor. |
| HO | High-side gate output | Drives gate of high-side N-MOSFET; referenced to HS; 1-A peak sink/source capability. |
| HB | High-side bootstrap supply | Positive terminal of bootstrap capacitor; must be decoupled locally to HS with low-ESR/ESL capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Independent HI/LI control | Enables full-bridge, synchronous buck, and phase-shifted topologies with flexible dead-time insertion. |
| Robust level-shifter | Provides clean, high-speed signal translation from logic-level inputs to HS-referenced HO output with minimal delay skew. |
| Dual-rail UVLO | Prevents partial drive activation: VDD UVLO blocks both outputs; VHB–HS UVLO disables HO only while LO remains functional. |
| 108-V HB rating | Supports high-voltage half-bridge designs up to 90-V HS node, compatible with 400-V bus systems using appropriate FETs. |
| Thermally enhanced WSON | 4×4-mm package with exposed pad reduces junction-to-board thermal resistance to 19.3°C/W for improved reliability. |
Applications
| Industrial Motor Drives | Isolated DC-DC Converters |
|---|---|
Use Scenario: Driving N-channel MOSFETs in three-phase inverter stages for BLDC and PMSM motors operating from 24–90-V DC bus. IC Role / Device Role / Timing Role: Half-bridge gate driver providing independent HI/LI control, fast propagation, and shoot-through immunity via matched delays. Use Value: Enables efficient 50–100-kHz PWM switching with <2-ns HO/LO delay mismatch, reducing conduction losses and EMI. |
Use Scenario: Controlling primary-side switches in active-clamp forward or half-bridge isolated DC-DC converters for telecom and server PSUs. IC Role / Device Role / Timing Role: High-voltage gate driver supporting 100-V+ HB rails and synchronized dual outputs for transformer-driven topologies. Use Value: 108-V HB rating and 90-V HS capability allow direct use with 48-V or 54-V input systems without auxiliary supplies. |
| Current-Fed Push-Pull Converters | Solid-State Relay Drivers |
Use Scenario: Gate-driving complementary N-MOSFET pairs in push-pull configurations for high-current, low-ripple DC-DC conversion. IC Role / Device Role / Timing Role: Dual-output driver delivering matched 1-A peak current to both high- and low-side gates with independent logic control. Use Value: 15-ns rise/fall into 1000-pF load ensures fast switching transitions, minimizing overlap losses in high-duty-cycle operation. |
Use Scenario: Driving back-to-back N-channel MOSFETs in solid-state AC/DC relays requiring galvanic isolation and zero-crossing control. IC Role / Device Role / Timing Role: Level-shifting gate driver enabling logic-level microcontroller signals to control high-voltage, high-current switching nodes. Use Value: TTL/CMOS-compatible inputs and dual UVLO support safe startup and fault recovery in safety-critical relay applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRS21844PbF | 400-V max VBS, 2.5-A peak output, integrated bootstrap diode, SOIC-14 package | Higher drive strength and integrated diode simplify layout but require larger footprint and lack WSON thermal performance | Preferred where higher current drive or board space permits larger SOIC; not drop-in due to pin count and package mismatch |
| UCC27211DRCR | 120-V max VHB, 4-A peak output, 12-V UVLO, 5-mm × 6-mm SON-10 package | Higher peak current and wider UVLO range suit high-power LLC resonant converters but increase cost and complexity | Selected when >1-A drive or tighter UVLO margins are required; different pinout and thermal pad layout necessitate PCB redesign |
Compared with IRS21844PbF and UCC27211DRCR, LM5109BMA/NOPB offers optimal balance of 108-V HB rating, 1-A drive, tight 2-ns delay matching, and compact WSON-8 thermal performance-making it ideal for space-constrained, medium-power half-bridge applications where precision timing and thermal efficiency are prioritized over maximum current.
Availability
LM5109BMA/NOPB is available at Aetrix Electronics and suitable for industrial motor drives, isolated DC-DC converters, and solid-state relay designs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM5109BMA/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management, signal chain, and high-reliability IC design.
LM5109BMA/NOPB belongs to TI's high-voltage gate driver product line, engineered for robust half-bridge and synchronous buck power stages in industrial, telecom, and automotive off-battery applications demanding precision timing and thermal resilience.
FAQ
What is the maximum allowable voltage on the HB pin of the LM5109BMA/NOPB?
The LM5109BMA/NOPB supports a maximum HB-to-VSS voltage of 108 V DC, as specified in its Absolute Maximum Ratings. This allows the high-side driver to operate with HS node voltages up to 90 V while maintaining 18 V of headroom for the bootstrap capacitor. Exceeding 108 V risks permanent damage, and proper PCB layout with low-inductance HB–HS decoupling is essential to sustain this rating under transient conditions.
Does the LM5109BMA/NOPB integrate a bootstrap diode?
No, the LM5109BMA/NOPB does not integrate a bootstrap diode. It requires an external Schottky diode (e.g., 1N5819 or equivalent) connected between VDD and HB to charge the bootstrap capacitor during low-side conduction. TI recommends selecting a diode with low forward voltage (<0.5 V) and fast recovery to minimize losses and ensure reliable high-side gate drive across temperature and frequency ranges.
How does the dual UVLO function in the LM5109BMA/NOPB affect output behavior?
The LM5109BMA/NOPB implements independent UVLO on VDD–VSS (6.7-V rising threshold) and VHB–HS (6.6-V rising threshold). If VDD falls below UVLO, both HO and LO are forced low. If only VHB–HS drops below its threshold, only HO is disabled while LO remains fully controllable. This enables graceful degradation in fault conditions and supports asymmetric power rail architectures common in isolated converters.
What is the thermal performance difference between the SOIC and WSON packages of the LM5109BMA/NOPB?
The LM5109BMA/NOPB WSON-8 package (used in LM5109BMA/NOPB) achieves RθJB = 19.3°C/W, significantly lower than the SOIC-8 variant's RθJB = 58.1°C/W. This 67% improvement in junction-to-board thermal resistance allows the WSON version to dissipate ~1.5 W continuously with standard 2-oz copper, making it suitable for higher ambient temperature and higher-frequency applications where thermal headroom is critical.
Can unused HI or LI inputs be left floating on the LM5109BMA/NOPB?
No, unused HI or LI inputs on the LM5109BMA/NOPB must be tied to VSS (ground); they must never be left floating. The datasheet explicitly states that floating inputs may cause unpredictable output behavior due to noise susceptibility and internal biasing limitations. Pulling unused inputs to VSS ensures deterministic low-state output and prevents unintended switching or increased quiescent current.
LM5109BMA/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 8V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 1A, 1A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 108 V
- Rise / Fall Time (Typ):
- 15ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LM5109BMA/NOPB FAQ
1.How can I place an order for LM5109BMA/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5109BMA/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5109BMA/NOPB reliable?
The price and inventory of LM5109BMA/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5109BMA/NOPB is usually 5 days.
3.What payment methods are accepted for LM5109BMA/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5109BMA/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5109BMA/NOPB?
LM5109BMA/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5109BMA/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5109BMA/NOPB?
For technical support, including LM5109BMA/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5109BMA/NOPB requirements.
6.How does Aetrix verify that LM5109BMA/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5109BMA/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5109BMA/NOPB meets industry standards.
7.What is the process for return or replacement of LM5109BMA/NOPB?
All LM5109BMA/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5109BMA/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5109BMA/NOPB part is unused and in its original packaging.
Return procedure for LM5109BMA/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5109BMA/NOPB Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
