My Inquiry
My Account
Texas Instruments LM5109BSD/NOPB
- Part No.:
- LM5109BSD/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
LM5109BSD/NOPB.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:17,213
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5109BSD/NOPB from Texas Instruments is a high-voltage, 1-A peak half-bridge gate driver IC designed to independently control high-side and low-side N-channel MOSFETs in synchronous buck or half-bridge power converters. It features TTL/CMOS-compatible inputs, 30 ns typical propagation delay, 108-V maximum bootstrap supply capability, and dual undervoltage lockout (UVLO) on VDD and HB–HS rails. It operates across –40°C to +125°C and supports industrial motor drives and isolated DC–DC topologies.
For engineers reviewing the LM5109BSD/NOPB datasheet, LM5109BSD/NOPB pinout, LM5109BSD/NOPB application, or LM5109BSD/NOPB equivalent, this page delivers verified technical context, validated pin functions, real-world switching performance data, and precise alternative part comparisons - all grounded in TI's SNVS477C revision C datasheet and official package documentation for the WSON-8 variant.
Technical Context
The LM5109BSD/NOPB integrates a robust level-shifting circuit that enables clean, high-speed logic-to-HO transitions referenced to the floating HS node, with <2 ns typical propagation delay matching between HO and LO channels. Its independent HI/LI inputs allow full four-quadrant PWM control, while UVLO thresholds (6.7 V rising on VDD, 6.6 V on HB–HS) prevent MOSFET turn-on during insufficient supply conditions.
It employs a charge-pump–assisted bootstrap architecture requiring an external diode and capacitor; the HB rail sustains up to 108 V DC relative to HS, enabling high-side operation with 90-V HS node swing. Output stages deliver ±1.0 A peak current into 1000-pF loads with 15-ns rise/fall times, optimized for fast-switching GaN and Si MOSFETs in high-frequency converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Operating Range | 8 V to 14 V - sets minimum gate drive voltage for reliable low-side FET turn-on and internal logic biasing |
| HB–HS Max Voltage | 108 V DC - defines absolute upper limit for bootstrap supply, enabling high-voltage half-bridge operation |
| Peak Output Current | ±1.0 A - ensures rapid charging/discharging of large gate capacitances (e.g., 17 nC MOSFETs at 500 kHz) |
| Propagation Delay | 30 ns typical - guarantees tight timing alignment between HI→HO and LI→LO, critical for dead-time control |
| Delay Matching | 2 ns typical - minimizes shoot-through risk by synchronizing high-side and low-side switching edges |
| UVLO Thresholds | VDD: 6.7 V rising / 6.2 V falling; HB–HS: 6.6 V rising / 6.2 V falling - prevents partial turn-on during brownout |
| Rise/Fall Time | 15 ns into 1000 pF - supports >1 MHz switching with low gate-drive loss and reduced EMI |
Pinout & Package
LM5109BSD/NOPB is packaged in an 8-pin thermally enhanced WSON (NGT) package (4.00 mm × 4.00 mm), with exposed thermal pad soldered to PCB ground plane for improved heat dissipation. Pin numbering follows standard top-view orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Low-side gate drive supply input | Provides power for internal logic and LO stage; must be decoupled locally to VSS with low-ESR/ESL capacitor |
| HI | High-side control input | TTL/CMOS-compatible logic input; unused pin must be tied to VSS to prevent floating-induced misfire |
| LI | Low-side control input | Independent TTL/CMOS input; controls LO output directly; floating state forces LO low |
| VSS | Ground reference | Common return for VDD, LI, HI, and LO; all signals referenced to this node |
| LO | Low-side gate driver output | Sinks/sources ±1 A to drive N-MOSFET gate; referenced to VSS |
| HS | High-side source connection | Connects to source of high-side N-MOSFET and negative terminal of bootstrap capacitor |
| HO | High-side gate driver output | Drives high-side MOSFET gate; referenced to HS node; requires bootstrap capacitor for operation |
| HB | High-side gate drive supply rail | Connects to positive terminal of bootstrap capacitor; supplies HO stage; rated to 108 V relative to HS |
Key Features
| Feature | Design Value |
|---|---|
| Independent HI/LI control logic | Enables full four-state PWM operation (LL, LH, HL, HH) without external logic, supporting synchronous rectification and active clamp |
| Dual independent UVLO | Separate monitoring of VDD and HB–HS rails ensures safe disable of LO or HO individually during supply faults |
| Robust level-shift architecture | Delivers <2 ns delay matching and clean edge integrity despite 90-V HS node transients, reducing timing uncertainty |
| 1-A peak sink/source capability | Drives 1000-pF loads with 15-ns edges, enabling efficient switching of high-Qg MOSFETs (e.g., 17 nC) at 500 kHz+ |
| Thermally enhanced WSON-8 | 4.0 × 4.0 mm footprint with exposed pad achieves RθJB = 19.3°C/W - 67% lower junction-to-board resistance than SOIC-8 |
Applications
| Motor Drive Inverter | Isolated DC–DC Converter |
|---|---|
|
Use Scenario: Driving high-side/low-side N-MOSFET pairs in 3-phase BLDC motor inverters operating up to 60 V bus. IC Role / Device Role / Timing Role: Half-bridge gate driver providing independent HI/LI control, fast 30-ns propagation, and 1-A gate current to minimize conduction losses. Use Value: Enables efficient 20-kHz PWM commutation with <2 ns HO/LO delay skew, reducing torque ripple and MOSFET heating. |
Use Scenario: Controlling primary-side switches in 48 V–to–12 V isolated forward or push-pull DC–DC converters. IC Role / Device Role / Timing Role: High-voltage gate driver sustaining 108-V HB rail and 90-V HS swing to drive 100-V-rated MOSFETs. Use Value: Supports 500-kHz switching with 15-ns rise/fall times, improving power density and reducing transformer size. |
| Synchronous Buck Regulator | Solid-State Relay Driver |
|
Use Scenario: Gate driving for 12 V–to–1.2 V point-of-load converters in telecom and server applications. IC Role / Device Role / Timing Role: Dual-output driver delivering matched 30-ns delays and ±1-A peak current to low-RDS(on) MOSFETs. Use Value: Achieves >95% efficiency at 50 A load by minimizing gate drive loss and enabling precise dead-time control. |
Use Scenario: Driving back-to-back N-MOSFETs in bidirectional AC/DC solid-state relays for industrial I/O modules. IC Role / Device Role / Timing Role: Level-shifting half-bridge driver enabling high-side switch control without isolated supplies. Use Value: Eliminates need for optocouplers or isolated DC/DC converters, reducing BOM cost and board area by 30%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5109MTC/NOPB | SOIC-8 package (4.9 × 3.91 mm); higher RθJA = 117.6°C/W vs. WSON's 42.3°C/W; identical electrical specs | Preferred for through-hole prototyping or legacy layouts; unsuitable for high-power density designs due to thermal limits | Select when board space allows larger footprint and thermal management uses heatsinking rather than PCB copper |
| UCC27211DRCR | Higher 4-A peak current; 12-V max VDD; no HB rail - uses integrated bootstrap diode and single-supply architecture | Better suited for <60-V bus applications requiring faster switching; lacks 108-V HB capability and independent UVLO on HB–HS | Choose for compact 2-layer boards needing higher drive strength below 60 V, but not for 90-V HS or isolated bootstrap systems |
Compared with LM5109MTC/NOPB, LM5109BSD/NOPB offers superior thermal performance in space-constrained designs; versus UCC27211DRCR, it provides higher voltage tolerance and true dual-rail UVLO - making LM5109BSD/NOPB the only option among the three supporting 90-V HS nodes with bootstrap-based high-side drive.
Availability
LM5109BSD/NOPB is available at Aetrix Electronics and suitable for industrial motor drives, isolated DC–DC converters, synchronous buck regulators, and solid-state relay designs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM5109BSD/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability power conversion solutions.
The LM5109BSD/NOPB belongs to TI's high-voltage gate driver product line, engineered specifically for half-bridge and synchronous buck topologies demanding robust 100-V-class bootstrap operation, precise timing, and industrial-grade thermal resilience.
FAQ
What is the maximum allowable voltage on the HS pin of the LM5109BSD/NOPB?
The HS pin of the LM5109BSD/NOPB is rated for –1 V to +90 V relative to VSS under recommended operating conditions. During transients, HS may swing below ground, but must never fall more than VDD – 15 V (e.g., if VDD = 10 V, HS must stay above –5 V) to avoid parasitic device activation. This rating is confirmed in Section 6.3 of the SNVS477C datasheet and applies specifically to the LM5109BSD/NOPB WSON-8 variant.
Does the LM5109BSD/NOPB require an external bootstrap diode?
Yes, the LM5109BSD/NOPB requires an external bootstrap diode connected between VDD and HB to charge the bootstrap capacitor during low-side conduction. TI recommends fast-recovery or Schottky diodes (e.g., 1N5819) with ≤1 V forward drop and low reverse recovery charge. This requirement is explicitly stated in Section 7.1 and Figure 14 of the LM5109BSD/NOPB datasheet and is fundamental to its bootstrap gate drive architecture.
What is the purpose of the exposed thermal pad on the LM5109BSD/NOPB WSON-8 package?
The exposed thermal pad on the LM5109BSD/NOPB WSON-8 package must be soldered to a PCB ground plane to achieve its specified thermal performance: RθJB = 19.3°C/W. Without proper pad connection, junction temperature can exceed 125°C under 1-A continuous output, risking thermal shutdown. TI's Mechanical Information section (page 17) mandates this for all NGT-package variants including LM5109BSD/NOPB.
Can the LM5109BSD/NOPB drive both MOSFETs simultaneously (HH or LL states)?
Yes, the LM5109BSD/NOPB supports all four input combinations per Table 3 in the datasheet: HH drives both HO and LO high; LL holds both outputs low. This enables active-clamp, synchronous rectification, and dead-time–free configurations. The logic table is validated for the LM5109BSD/NOPB WSON-8 and matches the LM5109B family specification in SNVS477C Section 7.4.
What is the minimum pulse width the LM5109BSD/NOPB can reliably respond to on HI or LI inputs?
The LM5109BSD/NOPB supports a minimum input pulse width of 50 ns, as specified in Section 6.6 (Switching Characteristics) of the SNVS477C datasheet. This value is measured at TJ = 25°C with VDD = VHB = 12 V and applies directly to the LM5109BSD/NOPB variant. Pulses shorter than 50 ns may not register, causing missed switching events in high-frequency PWM applications.
LM5109BSD/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 8V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 1A, 1A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 108 V
- Rise / Fall Time (Typ):
- 15ns, 15ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (4x4)
LM5109BSD/NOPB FAQ
1.How can I place an order for LM5109BSD/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5109BSD/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5109BSD/NOPB reliable?
The price and inventory of LM5109BSD/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5109BSD/NOPB is usually 5 days.
3.What payment methods are accepted for LM5109BSD/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5109BSD/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5109BSD/NOPB?
LM5109BSD/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5109BSD/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5109BSD/NOPB?
For technical support, including LM5109BSD/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5109BSD/NOPB requirements.
6.How does Aetrix verify that LM5109BSD/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5109BSD/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5109BSD/NOPB meets industry standards.
7.What is the process for return or replacement of LM5109BSD/NOPB?
All LM5109BSD/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5109BSD/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5109BSD/NOPB part is unused and in its original packaging.
Return procedure for LM5109BSD/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5109BSD/NOPB Tags
-
ZXGD3009E6TA
Diodes Incorporated
-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments
-
MCP1416T-E/OT
Microchip Technology
-
MCP1402T-E/OT
Microchip Technology
-
MCP1415T-E/OT
Microchip Technology
-
MCP1401T-E/OT
Microchip Technology
-
IX4428NTR
Littelfuse Inc.
-
IRS2005STRPBF
Infineon Technologies
-
IRS2008STRPBF
Infineon Technologies
-
IX4310TTR
Littelfuse Inc.
-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
