Texas Instruments LM5110-1M/NOPB
- Part No.:
- LM5110-1M/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM5110-1M/NOPB.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5110-1M/NOPB from Texas Instruments is a dual noninverting 5-A compound gate driver IC for high-speed N-channel MOSFET switching in power converters. It delivers 5-A sink / 3-A source peak current per channel, supports ±4-V output swing relative to IN_REF (VEE down to −4 V), and achieves 25-ns typical propagation delay with 14-ns rise/12-ns fall times into 2-nF load - enabling efficient synchronous rectification in high-frequency DC/DC and AC/DC supplies.
For engineers reviewing the LM5110-1M/NOPB datasheet, LM5110-1M/NOPB pinout, LM5110-1M/NOPB application, or LM5110-1M/NOPB equivalent, key selection criteria include negative-output capability (VEE < IN_REF), TTL-compatible dual inputs with dedicated IN_REF ground, SOIC-8 pinout compatibility with legacy drivers, and compound MOS/bipolar output architecture for stable drive current across voltage and temperature.
Technical Context
The LM5110-1M/NOPB implements two independent, matched totem-pole output stages-each combining parallel MOS and bipolar transistors-to sustain 5-A sink/3-A source into capacitive gate loads while minimizing current variation over −40°C to +125°C and 3.5–14-V VCC–IN_REF range. Its level-shifting input stage references IN_REF, while outputs swing rail-to-rail between VCC and VEE, enabling split-supply operation with negative gate bias.
Undervoltage lockout (2.9-V turn-on threshold, 230-mV hysteresis) disables both channels if VCC–IN_REF drops below specification, and the TTL-compatible SHDN pin reduces supply current to 25 µA in shutdown mode. Pin 1 (IN_REF) is a dedicated input ground-not NC-enabling robust noise isolation between logic and power grounds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC–IN_REF Range | 3.5 V to 14 V: Supports standard 5-V, 12-V, and 15-V gate drive rails with 1-V margin below absolute max. |
| Peak Sink/Source Current | 5 A sink / 3 A source per channel: Drives large gate charges (e.g., >100 nC) at high dV/dt without droop. |
| Propagation Delay | 25 ns typical (IN to OUT): Enables <50-ns timing control in MHz-class switching topologies. |
| Rise/Fall Time | 14 ns / 12 ns into 2-nF load: Minimizes switching losses in GaN and fast Si MOSFETs. |
| Output Swing Range | VCC to VEE, where VEE can be −4 V relative to IN_REF: Enables robust MOSFET turn-off under noisy conditions. |
| Input Thresholds | VIH = 2.2 V, VIL = 0.8 V: Directly interfaces with 3.3-V and 5-V PWM controllers without level shifters. |
| Shutdown Current | 25 µA max: Allows low-power sequencing during fault or standby modes. |
Pinout & Package
LM5110-1M/NOPB is housed in an SOIC-8 package (4.90 mm × 3.91 mm) with exposed pad not present; thermal performance characterized at RθJA = 114°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN_REF | Input ground reference | Reference node for all logic inputs; must be tied to controller ground - isolates input logic from high-current output return path. |
| 2 IN_A | Noninverting input A | TTL-compatible control signal for channel A; high = OUT_A high, low = OUT_A low. |
| 3 VEE | Output power ground | Return path for output current; may be biased negative relative to IN_REF to enable negative VGS. |
| 4 IN_B | Noninverting input B | TTL-compatible control signal for channel B; independent of IN_A for dual-phase or interleaved control. |
| 5 SHDN | Active-low shutdown | Pull ≤1.5 V to disable both outputs and reduce ICC to ≤25 µA; internal 18-µA pullup to VCC. |
| 6 VCC | Positive supply | Drives both output stages; requires local 100-nF + 220-nF ceramic bypass to IN_REF and VEE. |
| 7 OUT_A | Noninverting output A | High-current totem-pole output swinging from VCC to VEE; drives gate of high-side or low-side N-MOSFET. |
| 8 OUT_B | Noninverting output B | Identical to OUT_A; channels may be paralleled (IN_A=IN_B, OUT_A=OUT_B) for 10-A total sink capability. |
Key Features
| Feature | Design Value |
|---|---|
| Compound MOS/bipolar output stage | Combines MOS rail-to-rail swing with bipolar high-threshold-current delivery - stabilizes IOUT across VCC and temperature. |
| Dedicated IN_REF and VEE pins | Enables true split-supply operation: IN_REF ties to controller ground, VEE ties to negative bias or power ground - eliminates ground bounce coupling. |
| Parallel channel operation | IN_A+IN_B and OUT_A+OUT_B connections double peak current to 10 A sink/6 A source - no external logic required. |
| TTL-compatible inputs with hysteresis | 400-mV input hysteresis prevents chatter from slow or noisy control edges; VIH/VIL thresholds ensure compatibility with 3.3-V/5-V microcontrollers. |
| UVLO with 230-mV hysteresis | Prevents erratic switching during brownout by disabling outputs until VCC–IN_REF exceeds 2.9 V - critical for reliable startup in wide-input-range PSUs. |
Applications
| Synchronous Rectifier Control | High-Frequency DC/DC Converter |
|---|---|
Use Scenario: Driving low-RDS(on) N-channel MOSFETs as synchronous rectifiers in isolated forward or LLC resonant converters operating above 300 kHz. IC Role / Device Role: Dual noninverting gate driver delivering precise, high-current gate pulses with sub-30-ns timing alignment to minimize body-diode conduction loss. Use Value: Negative VGS capability (via VEE < IN_REF) ensures hard turn-off under EMI-induced gate coupling - reducing reverse recovery stress and improving efficiency by up to 1.2% at full load. | Use Scenario: Gate-driving high-side and low-side N-MOSFETs in 48-V input telecom DC/DC modules with 1-MHz switching frequency and <100-ns dead-time requirements. IC Role / Device Role: Dual-channel driver providing matched propagation delays (<5 ns skew) and 14-ns rise time to support tight dead-time control and minimize shoot-through risk. Use Value: 5-A sink current rapidly discharges gate charge of 500-pF effective capacitance in <15 ns - enabling <50-ns minimum on-time and stable light-load regulation. |
| Motor Phase Driver | Solenoid Actuator Interface |
Use Scenario: Controlling H-bridge phase legs in brushless DC motor drivers for industrial automation, requiring bidirectional current control and fast commutation. IC Role / Device Role: Noninverting dual driver sourcing 3 A/ sinking 5 A per leg to switch 100-V, 30-A power MOSFETs with <25-ns edge control. Use Value: Independent IN_A/IN_B inputs allow direct PWM and direction signal routing - eliminating external logic and reducing PCB area by 35% vs discrete buffer solutions. | Use Scenario: Driving high-inductance solenoid valves in programmable logic controller (PLC) output modules, where fast turn-off minimizes residual hold current and mechanical wear. IC Role / Device Role: High-current gate driver interfacing microcontroller GPIOs to N-MOSFET switches handling 2-A steady-state coil current. Use Value: VEE-referenced outputs enable active pull-down to −3 V during turn-off - reducing solenoid release time by 40% vs zero-bias drive and extending coil lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5110-1SD/NOPB | Same dual noninverting function but in thermally enhanced 4-mm × 4-mm WSON-10 package (RθJA = 40.1°C/W vs 114°C/W). | Better thermal performance enables higher continuous current in space-constrained 5-V/12-V point-of-load designs. | Select when board area is limited and junction temperature must stay <115°C at >1-A average output current. |
| UCC27524ADRV | 5-A sink/2.5-A source, 17-ns rise time, SOIC-8, but lacks dedicated IN_REF and negative-output capability (VEE = IN_REF only). | Cannot generate negative VGS; unsuitable for noise-prone synchronous rectifier layouts requiring robust turn-off. | Choose only for single-supply, low-noise environments where negative bias is unnecessary and 0.5-A lower source current is acceptable. |
Compared with LM5110-1SD/NOPB, the LM5110-1M/NOPB trades thermal efficiency for legacy SOIC-8 footprint compatibility; versus UCC27524ADRV, it adds negative-drive capability and tighter current matching at the cost of slightly higher quiescent current - making it preferred for high-reliability, high-noise power conversion.
Availability
LM5110-1M/NOPB is available at Aetrix Electronics and suitable for synchronous rectifier gate drivers, high-frequency DC/DC converters, and motor phase drivers requiring stable component supply, long-term manufacturability, and TI's industry-standard quality assurance.
Supply support for LM5110-1M/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management ICs, with leadership in high-reliability industrial and automotive-grade components.
The LM5110 product line delivers high-current, high-speed gate drivers optimized for efficiency-critical power conversion - targeting synchronous rectification, isolated DC/DC, and motor control where negative gate bias and timing precision are essential.
FAQ
What is the maximum allowable voltage difference between VCC and VEE for LM5110-1M/NOPB?
The absolute maximum rating for VCC to VEE is 15 V, but the recommended operating range is 3.5 V to 14 V. Exceeding 14 V risks reliability degradation; operation at 14 V is validated for continuous use with proper thermal design. The LM5110-1M/NOPB datasheet specifies VCC–VEE ≤ 14 V under Recommended Operating Conditions to ensure long-term stability and latch-up immunity.
Can LM5110-1M/NOPB drive both high-side and low-side N-MOSFETs in a half-bridge configuration?
Yes - LM5110-1M/NOPB can drive either topology. For low-side, connect VEE to system ground and use OUT_A/OUT_B directly. For high-side, tie IN_REF to controller ground and bias VEE to the MOSFET source potential (e.g., via bootstrap capacitor or isolated supply); the LM5110-1M/NOPB's level-shifted outputs then swing from VCC to that dynamic VEE reference.
Does LM5110-1M/NOPB require external pull-up or pull-down resistors on IN_A and IN_B?
No - LM5110-1M/NOPB has no internal pull-up or pull-down on IN_A or IN_B. However, unused inputs must be tied to IN_REF (logic low) or VCC (logic high) to prevent floating states that cause spurious output switching. The LM5110-1M/NOPB datasheet explicitly warns against leaving inputs unconnected due to TTL-compatible thresholds and lack of built-in biasing.
How does the compound output stage in LM5110-1M/NOPB improve thermal stability compared to standard CMOS drivers?
The LM5110-1M/NOPB compound stage pairs MOS and bipolar transistors: the MOS device provides rail-to-rail voltage swing and low on-resistance at high VGS, while the bipolar device delivers high peak current near the MOSFET threshold voltage where MOS transconductance is weak. This synergy reduces total output resistance variation over temperature - measured as <±8% ROL drift from −40°C to +125°C - unlike pure CMOS drivers whose RDS(on) can vary >3× across the same range.
Is LM5110-1M/NOPB pin-compatible with industry-standard SOIC-8 gate drivers like TC4420 or MIC4420?
LM5110-1M/NOPB shares the same SOIC-8 footprint and pin count, but Pin 1 (IN_REF) is functional - unlike TC4420/MIC4420 where Pin 1 is NC. To achieve drop-in replacement, tie LM5110-1M/NOPB Pin 1 (IN_REF) to Pin 3 (VEE) on the PCB. This configures it for single-supply operation and matches legacy pinouts, preserving layout compatibility while enabling enhanced features.
LM5110-1M/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 3.5V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 3A, 5A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 14ns, 12ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LM5110-1M/NOPB FAQ
1.How can I place an order for LM5110-1M/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5110-1M/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5110-1M/NOPB reliable?
The price and inventory of LM5110-1M/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5110-1M/NOPB is usually 5 days.
3.What payment methods are accepted for LM5110-1M/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5110-1M/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5110-1M/NOPB?
LM5110-1M/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5110-1M/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5110-1M/NOPB?
For technical support, including LM5110-1M/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5110-1M/NOPB requirements.
6.How does Aetrix verify that LM5110-1M/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5110-1M/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5110-1M/NOPB meets industry standards.
7.What is the process for return or replacement of LM5110-1M/NOPB?
All LM5110-1M/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5110-1M/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5110-1M/NOPB part is unused and in its original packaging.
Return procedure for LM5110-1M/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5110-1M/NOPB Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
