Texas Instruments LM5110-1SD/NOPB
- Part No.:
- LM5110-1SD/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 10-WDFN Exposed Pad
- Datasheet:
-
LM5110-1SD/NOPB.pdf
- Description:
- IC GATE DRVR LOW-SIDE 10WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,234
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5110-1SD/NOPB from Texas Instruments is a dual noninverting 5-A compound gate driver IC for high-speed N-channel MOSFET gate control in switch-mode power supplies and synchronous rectifiers. It delivers 5-A sink / 3-A source peak current per channel, supports VCC-to-VEE output swing up to 14 V, features independent TTL-compatible inputs (IN_A/IN_B), and enables negative gate drive via isolated IN_REF and VEE pins - critical for robust MOSFET turn-off in high-noise or high-temperature environments.
For engineers reviewing the LM5110-1SD/NOPB datasheet, LM5110-1SD/NOPB pinout, LM5110-1SD/NOPB application, or LM5110-1SD/NOPB equivalent, key selection criteria include confirmed dual noninverting logic configuration, WSON-10 thermal performance (RθJA = 40.1°C/W), 25-ns typical propagation delay, compound MOS/bipolar output architecture for stable drive current across voltage/temperature, and dedicated IN_REF pin enabling split-supply operation with negative VGS capability.
Technical Context
The LM5110-1SD/NOPB implements two identical, independently controlled totem-pole output stages, each combining parallel MOS and bipolar transistors to deliver 5-A sink / 3-A source current while minimizing variation over temperature and supply voltage. Its input stage uses CMOS buffers referenced to IN_REF, with internal level-shifting circuitry enabling operation with either single-supply (IN_REF = VEE) or split-supply (IN_REF ≠ VEE) configurations.
Output swing spans VCC to VEE - where VEE may be up to 14 V below VCC - allowing true negative gate bias down to −4 V relative to IN_REF. The device integrates undervoltage lockout (UVLO) with 2.9-V turn-on threshold and 230-mV hysteresis, plus a TTL-compatible shutdown pin (SHDN) that reduces ICC to ≤25 µA when pulled low.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 3.5 V to 14 V - sets maximum gate drive voltage and defines usable input supply headroom |
| Peak Sink Current | 5 A per channel - enables fast discharge of large MOSFET gate capacitances (e.g., >5 nF) at high switching frequencies |
| Peak Source Current | 3 A per channel - ensures rapid gate charging to reduce conduction losses in high-side or synchronous rectifier FETs |
| Propagation Delay | 25 ns typical (IN to OUT) - supports >20 MHz effective switching control bandwidth with tight timing margins |
| Rise/Fall Time | 14 ns / 12 ns typical (2-nF load) - minimizes transition time losses and EMI generation during hard switching |
| UVLO Threshold | 2.9 V rising (VCC–IN_REF) - prevents erratic output behavior during brown-out or startup under weak supply conditions |
| Thermal Resistance | RθJA = 40.1°C/W (WSON-10) - enables sustained 5-A pulsed operation without external heatsink in compact PCB layouts |
Pinout & Package
LM5110-1SD/NOPB is housed in a thermally enhanced 4 mm × 4 mm WSON-10 package with exposed thermal pad (DPR suffix). Pin 1 (IN_REF) serves as dedicated input ground reference; Pins 5 and 6 are no-connect (NC) in this package variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN_REF | Input Ground Reference | Reference node for TTL-compatible IN_A/IN_B logic thresholds; decouples input logic ground from high-current output ground (VEE) |
| 2 IN_A | Channel A Input | TTL-compatible noninverting control signal; internal 18-μA pull-down to IN_REF ensures defined low state when unused |
| 3 VEE | Output Power Ground | Return path for output current; may be biased negative relative to IN_REF to enable −4 V VGS turn-off voltage |
| 4 IN_B | Channel B Input | TTL-compatible noninverting control signal; functionally identical to IN_A with matched propagation delay |
| 7 OUT_B | Channel B Output | High-current totem-pole output swinging from VCC to VEE; capable of 5-A sink / 3-A source into capacitive loads |
| 8 VCC | Positive Supply Rail | Primary power input for output drivers; requires local 100-nF + 220-nF ceramic bypass between VCC and IN_REF/VEE |
| 9 OUT_A | Channel A Output | High-current totem-pole output swinging from VCC to VEE; electrically and thermally matched to OUT_B for paralleling |
| 10 SHDN | Shutdown Control | TTL-compatible active-low enable; pulls internal logic low and reduces ICC to ≤25 µA when <1.5 V |
Key Features
| Feature | Design Value |
|---|---|
| Dual Noninverting Logic | LM5110-1SD/NOPB outputs follow IN_A/IN_B states directly - eliminates need for external inverters in synchronous buck or half-bridge topologies |
| Compound MOS/Bipolar Outputs | Parallel MOS + bipolar transistors deliver stable 5-A sink current across −40°C to +125°C and 3.5–14 V VCC range - reduces gate drive variation vs. pure CMOS drivers |
| Negative VGS Capability | Isolated IN_REF and VEE pins allow VEE to be −4 V below IN_REF - improves noise immunity and ensures reliable MOSFET turn-off in high-dV/dt environments |
| Parallel Operation Support | Matched td1/td2 (<5 ns mismatch) and identical output structure enable safe paralleling of OUT_A/OUT_B to achieve 10-A sink / 6-A source drive for ultra-low-Qg GaN or SiC FETs |
| Industry-Pin-Compatible Layout | SOIC-8 and WSON-10 footprints align with standard gate drivers; IN_REF (Pin 1) can be tied to VEE (Pin 3) for drop-in replacement in existing designs |
Applications
| Synchronous Rectifier Gate Driver | Switch-Mode Power Supply Gate Driver |
|---|---|
Use Scenario: High-efficiency DC-DC converter using synchronous rectification in telecom or server PSUs operating at 300–600 kHz. IC Role / Device Role / Timing Role: Dual noninverting driver controlling low-side and high-side synchronous MOSFETs with precise dead-time alignment and negative gate bias during off-state. Use Value: Enables <100-ns dead-time control and −3 V VGS turn-off to suppress shoot-through and body-diode conduction losses in 48 V–12 V POL converters. | Use Scenario: Isolated flyback or forward converter with primary-side PWM controller requiring robust gate drive for 650-V Si MOSFETs. IC Role / Device Role / Timing Role: Level-shifting buffer amplifying 3.3-V controller outputs to 12-V gate drive with rail-to-rail swing and fast rise/fall times. Use Value: Reduces MOSFET switching losses by 35% vs. discrete transistor drivers due to 14-ns rise time and 5-A sink capability at 100 °C junction temperature. |
| Solenoid and Motor Driver | Industrial Half-Bridge Driver |
Use Scenario: 24-V industrial solenoid actuator with fast on/off cycling (10–50 Hz) requiring high peak current and EMI resilience. IC Role / Device Role / Timing Role: Dual-channel driver powering H-bridge legs with independent enable/disable control and integrated UVLO for brown-out protection. Use Value: Delivers 5-A peak current to overcome solenoid inductance surge while maintaining <25 ns propagation delay matching for bidirectional torque control. | Use Scenario: Brushless DC motor control in HVAC blowers using 3-phase inverter with discrete half-bridge modules. IC Role / Device Role / Timing Role: Per-leg gate driver providing matched timing, negative turn-off bias, and shutdown coordination across all six switches. Use Value: Eliminates cross-conduction risk via synchronized 25-ns propagation delay and supports 100% duty-cycle operation with VEE = 0 V or −3 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5110-1M/NOPB | SOIC-8 package (RθJA = 114°C/W); same electrical specs and pinout except Pins 5/6 are functional OUT_B/VCC instead of NC | Limited thermal performance in high-power density layouts; requires larger PCB area for equivalent heat dissipation | Select when legacy SOIC footprint compatibility is required and power dissipation remains <1.2 W |
| UCC27524ADRV | Single-supply only (no IN_REF/VEE separation); 4-A sink / 4-A source; 17-ns rise time; no negative VGS capability | Cannot implement split-supply negative gate bias; lower peak current limits use with >3-nF gate loads at >500 kHz | Select when cost sensitivity outweighs need for negative bias and thermal margin is available via heatsinking |
Compared with LM5110-1M/NOPB, the LM5110-1SD/NOPB offers 65% lower junction-to-ambient thermal resistance for higher continuous drive capability in space-constrained designs; versus UCC27524ADRV, it provides verified negative VGS support and superior current stability over temperature - critical for automotive and industrial 24/48-V systems.
Availability
LM5110-1SD/NOPB is available at Aetrix Electronics and suitable for switch-mode power supplies, synchronous rectifiers, and industrial motor drives requiring stable component supply, extended temperature operation (−40°C to +125°C), and high-reliability gate drive performance.
Supply support for LM5110-1SD/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company designing analog ICs, embedded processors, and system solutions for industrial, automotive, and communications markets.
The LM5110 product line delivers high-current, thermally optimized gate drivers for high-frequency power conversion - specifically engineered to replace legacy drivers with improved peak current, negative bias capability, and layout flexibility in SMPS, DC-DC, and motor control systems.
FAQ
What is the logic configuration of LM5110-1SD/NOPB?
The LM5110-1SD/NOPB is a dual noninverting gate driver: OUT_A follows IN_A and OUT_B follows IN_B with no polarity inversion. This configuration is explicitly designated by the "-1" suffix in the part number and confirmed in TI's Device Options table. It is ideal for synchronous buck controllers and half-bridge topologies where direct logic mapping simplifies timing design and eliminates external inverters.
Can LM5110-1SD/NOPB drive MOSFETs with negative gate voltage?
Yes. LM5110-1SD/NOPB supports negative VGS by separating input reference (IN_REF) from output ground (VEE). When VEE is biased −3 V relative to IN_REF, the outputs swing from VCC to VEE - delivering −3 V to the MOSFET gate during turn-off. This capability is validated in the Electrical Characteristics table (IN_REF to VEE = 0–4 V) and Functional Block Diagram, and is critical for noise-immune turn-off in high-dV/dt applications.
What is the thermal performance difference between LM5110-1SD/NOPB and LM5110-1M/NOPB?
LM5110-1SD/NOPB in WSON-10 has RθJA = 40.1°C/W, while LM5110-1M/NOPB in SOIC-8 has RθJA = 114°C/W - a 65% reduction. This allows LM5110-1SD/NOPB to dissipate ~2.8× more power at the same ambient temperature. The WSON package's exposed thermal pad and smaller footprint make it suitable for high-density power stages where board space and thermal headroom are constrained.
Does LM5110-1SD/NOPB support paralleling of its two output channels?
Yes. LM5110-1SD/NOPB channels are tightly matched (propagation delay mismatch <5 ns) and designed for safe paralleling: connect IN_A to IN_B and OUT_A to OUT_B to double peak drive current to 10 A sink / 6 A source. TI confirms this in Section 9.2.2.1 and specifies fast input edge rates (>20 V/µs) to prevent shoot-through. The WSON-10's symmetric thermal layout further ensures balanced current sharing.
What are the absolute maximum ratings for VCC–VEE and VCC–IN_REF on LM5110-1SD/NOPB?
Per the Absolute Maximum Ratings table, LM5110-1SD/NOPB supports VCC–VEE and VCC–IN_REF up to 15 V maximum, with recommended operating range of 3.5 V to 14 V. Exceeding 15 V risks permanent damage. The 14-V upper limit in Recommended Operating Conditions provides 1-V margin against transient spikes - a key design constraint for 12-V gate drive systems in automotive or industrial environments.
LM5110-1SD/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 3.5V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.2V
- Current - Peak Output (Source, Sink):
- 3A, 5A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 14ns, 12ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WSON (4x4)
LM5110-1SD/NOPB FAQ
1.How can I place an order for LM5110-1SD/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5110-1SD/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5110-1SD/NOPB reliable?
The price and inventory of LM5110-1SD/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5110-1SD/NOPB is usually 5 days.
3.What payment methods are accepted for LM5110-1SD/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5110-1SD/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5110-1SD/NOPB?
LM5110-1SD/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5110-1SD/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5110-1SD/NOPB?
For technical support, including LM5110-1SD/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5110-1SD/NOPB requirements.
6.How does Aetrix verify that LM5110-1SD/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5110-1SD/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5110-1SD/NOPB meets industry standards.
7.What is the process for return or replacement of LM5110-1SD/NOPB?
All LM5110-1SD/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5110-1SD/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5110-1SD/NOPB part is unused and in its original packaging.
Return procedure for LM5110-1SD/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5110-1SD/NOPB Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

