Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Gate Drivers

Texas Instruments LM5111-1MX/NOPB

Name: LM5111-1MX/NOPB
Brand: Texas Instruments
SKU: LM5111-1MX/NOPB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LM5111-1MX/NOPB

Manufacturer:: Texas Instruments

Category:: Gate Drivers

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: LM5111-1MX/NOPB.pdf

Description:: IC GATE DRVR LOW-SIDE 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,640

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LM5111-1MX/NOPB from Texas Instruments is a dual-channel noninverting MOSFET gate driver IC designed for high-speed, high-current switching in low-side configurations. It delivers 3-A peak source and 5-A peak sink current per channel, features TTL-compatible inputs, 25-ns typical propagation delay, and undervoltage lockout (UVLO) with 2.9-V rising threshold. It is used to drive power MOSFETs in synchronous rectifier and switch-mode power supply circuits.

For engineers reviewing the LM5111-1MX/NOPB datasheet, LM5111-1MX/NOPB pinout, LM5111-1MX/NOPB application, or LM5111-1MX/NOPB equivalent, key selection criteria include output current capability, UVLO behavior during brown-out, thermal resistance in SOIC-8, compound bipolar/MOS output stage performance across temperature, and compatibility with industry-standard gate drivers such as TC4426 and UCC2732x series.

Technical Context

The LM5111-1MX/NOPB implements two independent, identical totem-pole output stages combining MOS and bipolar transistors to maintain stable drive current over voltage and temperature. Each channel operates with TTL-compatible input thresholds (V_IL = 0.8 V, V_IH = 2.2 V) and provides rail-to-rail output swing between V_CC and V_EE.

Its UVLO circuit disables both outputs when V_CC–V_EE falls below 2.9 V (rising), with 230-mV hysteresis; in UVLO, both OUT_A and OUT_B are held low. The device supports parallel operation of channels to double drive current, with matched propagation delays (<40 ns max) enabling precise timing control in high-frequency power stages.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	3.5 V to 14 V - Supports common 5-V, 12-V, and 15-V gate drive rails with 1-V margin below absolute max rating.
Peak Sink Current	5 A per channel - Enables fast turn-off of large-gate-charge MOSFETs at high switching frequencies (e.g., >300 kHz).
Peak Source Current	3 A per channel - Provides rapid gate charging for low R_DS(on) enhancement-mode MOSFETs in half-bridge or synchronous rectifier topologies.
Propagation Delay	25 ns typical (C_L = 2 nF) - Ensures tight timing alignment between PWM controller and power stage, minimizing dead-time uncertainty.
Rise/Fall Time	14 ns / 12 ns typical (C_L = 2 nF) - Reduces switching losses by minimizing time spent in MOSFET linear region during transitions.
UVLO Threshold	2.9 V (rising), 2.67 V (falling) - Prevents erratic gate drive during startup or brown-out while ensuring reliable re-enablement above safe operating voltage.
Input Hysteresis	400 mV - Rejects noise on IN_A/IN_B lines in electrically noisy power-conversion environments.

Pinout & Package

LM5111-1MX/NOPB is housed in an 8-pin SOIC package (5.00 mm × 6.00 mm) with exposed pad for thermal enhancement. Pin 1 and Pin 8 are no-connect (NC); VEE serves as common ground reference for inputs and outputs; VCC supplies the output stage; IN_A and IN_B accept TTL-level logic signals; OUT_A and OUT_B drive external N-channel MOSFET gates with compound CMOS/bipolar output structure.

Pin/Terminal	Circuit Role	Design Meaning
1, 8 (NC)	No Connection	Must remain unconnected; no internal function or bonding wire.
2 (IN_A)	Logic Input A	TTL-compatible control signal for Channel A; low = 0.8 V max, high = 2.2 V min; high-impedance CMOS buffer.
3 (VEE)	Ground Reference	Common return path for all inputs and outputs; must be connected directly to power ground plane with low-inductance trace.
4 (IN_B)	Logic Input B	TTL-compatible control signal for Channel B; electrically isolated from IN_A; enables independent or synchronized control.
5 (OUT_B)	Output B	Drives gate of second N-MOSFET; 3-A source / 5-A sink; rail-to-rail swing between VCC and VEE.
6 (VCC)	Positive Supply	Bias rail for output stage; requires local 0.1-µF ceramic + 1-µF bulk decoupling to sustain peak current pulses.
7 (OUT_A)	Output A	Drives gate of first N-MOSFET; identical electrical specs to OUT_B; supports parallel connection with OUT_B for 6-A/10-A drive.

Key Features

Feature	Design Value
Compound Output Stage	MOS + bipolar transistor parallel configuration reduces output current variation across −40°C to +125°C and 3.5–14 V V_CC, improving gate drive consistency in wide-temp industrial applications.
Dual Noninverting Logic	LM5111-1MX/NOPB outputs follow input states (L→L, H→H), simplifying interface with PWM controllers that require direct-drive logic without inversion.
UVLO with Low-State Hold	Both outputs forced low during undervoltage condition - prevents partial turn-on of power FETs and ensures safe shutdown in SMPS and motor drives.
Parallel Operation Support	Inputs and outputs can be tied together to double drive strength (6-A source / 10-A sink), validated with <1% efficiency loss versus dual-channel mode.
Industry-Pin Compatibility	Pins match TC4426/27/28 and UCC27323/4/5 - allows drop-in replacement in existing layouts without PCB redesign.

Applications

Switch-mode Power Supply Gate Driver	Synchronous Rectifier Control
Use Scenario: Driving high-side and low-side N-channel MOSFETs in a non-isolated buck converter operating at 500 kHz with 12-V input and 3.3-V output. IC Role / Device Role: Dual low-side gate driver providing independent, high-current gate drive to two N-MOSFETs in a synchronous rectification stage. Use Value: 5-A sink current ensures sub-20-ns MOSFET turn-off, reducing conduction losses; UVLO prevents shoot-through during input voltage sag.	Use Scenario: Replacing Schottky diodes in a 48-V telecom DC/DC module to improve efficiency at 20-A load. IC Role / Device Role: Dual-channel driver controlling two paralleled N-MOSFETs per phase in a synchronous buck output stage. Use Value: Matched propagation delays (<40 ns) minimize timing skew between paralleled FETs, preventing current imbalance and thermal hotspots.
Solenoid Driver Interface	Motor Phase Driver (BLDC)
Use Scenario: Driving 24-V solenoid valves in industrial PLC I/O modules requiring fast actuation and fail-safe de-energization. IC Role / Device Role: High-current buffer between microcontroller GPIO and inductive solenoid load. Use Value: 5-A sink capability handles solenoid turn-off energy; UVLO hold-low behavior guarantees valve closure during power interruption.	Use Scenario: Gate driving three half-bridge legs in a 3-phase BLDC motor controller using N-channel-only topology. IC Role / Device Role: One LM5111-1MX/NOPB per half-bridge leg, driving low-side FETs with precise timing alignment. Use Value: 25-ns propagation delay enables accurate commutation timing at 20-kRPM; SOIC-8 footprint allows compact layout near motor gate nodes.

Switch-mode Power Supply Gate Driver

Synchronous Rectifier Control

Use Scenario: Driving high-side and low-side N-channel MOSFETs in a non-isolated buck converter operating at 500 kHz with 12-V input and 3.3-V output.

IC Role / Device Role: Dual low-side gate driver providing independent, high-current gate drive to two N-MOSFETs in a synchronous rectification stage.

Use Value: 5-A sink current ensures sub-20-ns MOSFET turn-off, reducing conduction losses; UVLO prevents shoot-through during input voltage sag.

Use Scenario: Replacing Schottky diodes in a 48-V telecom DC/DC module to improve efficiency at 20-A load.

IC Role / Device Role: Dual-channel driver controlling two paralleled N-MOSFETs per phase in a synchronous buck output stage.

Use Value: Matched propagation delays (<40 ns) minimize timing skew between paralleled FETs, preventing current imbalance and thermal hotspots.

Solenoid Driver Interface

Motor Phase Driver (BLDC)

Use Scenario: Driving 24-V solenoid valves in industrial PLC I/O modules requiring fast actuation and fail-safe de-energization.

IC Role / Device Role: High-current buffer between microcontroller GPIO and inductive solenoid load.

Use Value: 5-A sink capability handles solenoid turn-off energy; UVLO hold-low behavior guarantees valve closure during power interruption.

Use Scenario: Gate driving three half-bridge legs in a 3-phase BLDC motor controller using N-channel-only topology.

IC Role / Device Role: One LM5111-1MX/NOPB per half-bridge leg, driving low-side FETs with precise timing alignment.

Use Value: 25-ns propagation delay enables accurate commutation timing at 20-kRPM; SOIC-8 footprint allows compact layout near motor gate nodes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual low-side gate driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TC4427ACOA	4.5-A sink / 3-A source; no UVLO; 30-ns propagation delay; same SOIC-8 pinout.	Lacks UVLO protection - requires external supervision circuitry for brown-out safety.	Select when UVLO is managed externally and lower cost is prioritized over integrated protection.
UCC27324DR	4-A sink / 4-A source; 25-ns propagation; UVLO at 3.9 V (rising); MSOP-8 only.	Higher source current but higher UVLO threshold - may not enable at low-voltage startup in 5-V systems.	Select for balanced sourcing/sinking where 5-V gate drive is standard and MSOP thermal performance is needed.

Compared with TC4427ACOA and UCC27324DR, LM5111-1MX/NOPB offers superior sink current (5 A), tighter UVLO threshold (2.9 V), and SOIC-8 compatibility with legacy designs - making it optimal for high-efficiency, thermally constrained 12-V SMPS and synchronous rectifier applications requiring robust brown-out response.

Availability

LM5111-1MX/NOPB is available at Aetrix Electronics and suitable for switch-mode power supplies, synchronous rectifiers, and motor control systems requiring stable component supply, long-term manufacturability, and TI-qualified automotive-grade reliability.

Supply support for LM5111-1MX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.

The LM5111 family was developed specifically for high-frequency, high-current gate driving in power conversion systems - emphasizing thermal robustness, timing precision, and integration of protection features like UVLO without sacrificing peak drive strength.

FAQ

What is the UVLO behavior of LM5111-1MX/NOPB during power-up?

During power-up, LM5111-1MX/NOPB holds both OUT_A and OUT_B low until V_CC–V_EE exceeds 2.9 V (rising threshold). Once enabled, outputs respond immediately to IN_A/IN_B states. This low-state hold prevents unintended MOSFET turn-on and ensures safe startup in SMPS and motor control applications. The 230-mV hysteresis avoids oscillation near the threshold.

Can LM5111-1MX/NOPB drive both channels in parallel to increase current?

Yes, LM5111-1MX/NOPB supports parallel operation: connect IN_A to IN_B and OUT_A to OUT_B to achieve up to 6-A source and 10-A sink current. Characterization shows less than 1% additional power dissipation versus dual-channel mode. Ensure matched trace lengths and symmetric layout to avoid shoot-through due to propagation skew.

What decoupling capacitors are required for stable operation of LM5111-1MX/NOPB?

LM5111-1MX/NOPB requires two V_CC–V_EE bypass capacitors: a 0.1-µF X7R ceramic capacitor placed within 2 mm of the pins for high-frequency noise suppression, and a 1-µF or larger low-ESR ceramic or tantalum capacitor for bulk charge delivery during 5-A sink pulses. Both must connect directly to the VEE ground plane with short, wide traces.

Is LM5111-1MX/NOPB pin-compatible with other industry-standard gate drivers?

Yes, LM5111-1MX/NOPB uses the same SOIC-8 pinout as TC4426/27/28 and UCC27323/4/5 devices. Pin-for-pin mapping includes NC (1,8), IN_A (2), VEE (3), IN_B (4), OUT_B (5), VCC (6), OUT_A (7). This enables drop-in replacement in existing designs without layout changes or signal re-routing.

What is the maximum continuous output current capability of LM5111-1MX/NOPB?

LM5111-1MX/NOPB is rated for pulsed currents only: 3-A source and 5-A sink per channel. Continuous current is thermally limited - for SOIC-8 at 60°C ambient and natural convection, continuous sink current is ~0.7 A (calculated from θ_JA = 170°C/W and P_D limit). It is intended for capacitive gate-driving, not resistive/inductive loads.

LM5111-1MX/NOPB Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Driven Configuration:: Low-Side

Channel Type:: Independent

Number of Drivers:: 2

Gate Type:: N-Channel MOSFET

Voltage - Supply:: 3.5V ~ 14V

Logic Voltage - VIL, VIH:: 0.8V, 2.2V

Current - Peak Output (Source, Sink):: 3A, 5A

Input Type:: Non-Inverting

High Side Voltage - Max (Bootstrap):: -

Rise / Fall Time (Typ):: 14ns, 12ns

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

LM5111-1MX/NOPB FAQ

1.How can I place an order for LM5111-1MX/NOPB through Aetrix?

Please submit a Request for Quotation (RFQ) for LM5111-1MX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LM5111-1MX/NOPB reliable?

The price and inventory of LM5111-1MX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5111-1MX/NOPB is usually 5 days.

3.What payment methods are accepted for LM5111-1MX/NOPB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5111-1MX/NOPB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LM5111-1MX/NOPB?

LM5111-1MX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LM5111-1MX/NOPB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LM5111-1MX/NOPB?

For technical support, including LM5111-1MX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5111-1MX/NOPB requirements.

6.How does Aetrix verify that LM5111-1MX/NOPB is sourced from the original manufacturer or authorized distributors?

All LM5111-1MX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5111-1MX/NOPB meets industry standards.

7.What is the process for return or replacement of LM5111-1MX/NOPB?

All LM5111-1MX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5111-1MX/NOPB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LM5111-1MX/NOPB part is unused and in its original packaging.

Return procedure for LM5111-1MX/NOPB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…