Texas Instruments LM5112SDX/NOPB
- Part No.:
- LM5112SDX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
LM5112SDX/NOPB.pdf
- Description:
- IC GATE DRVR LOW-SIDE 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:11,139
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5112SDX/NOPB from Texas Instruments is a high-speed, single-channel MOSFET gate driver optimized for low-side switching in high-frequency power converters. It delivers 7-A peak sink and 3-A peak source current, achieves 12 ns fall and 14 ns rise times into 2-nF load, and supports split-supply operation via dedicated IN_REF and VEE pins - enabling robust negative gate drive in DC/DC and solar microinverter applications.
For engineers reviewing the LM5112SDX/NOPB datasheet, LM5112SDX/NOPB pinout, LM5112SDX/NOPB application, or LM5112SDX/NOPB equivalent, key selection criteria include UVLO threshold (2.4–3.5 V), compound CMOS/bipolar output architecture for stable drive across temperature, propagation delay (25 ns typ), and WSON-6 package thermal performance (RθJA = 40°C/W).
Technical Context
The LM5112SDX/NOPB integrates a compound totem-pole output stage combining MOS and bipolar transistors in parallel: the MOS device ensures rail-to-rail swing (VCC to VEE), while the bipolar device delivers high peak current during the Miller plateau region. This architecture reduces output current variation over voltage and temperature.
It features dual logic inputs (IN and INB) supporting both inverting and non-inverting configurations with TTL-compatible thresholds, plus independent input ground (IN_REF) and power ground (VEE) pins that enable flexible single- or split-supply biasing - critical for systems requiring negative VGS turn-off in high-noise environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak sink current | 7 A - drives large gate capacitance rapidly to minimize Miller plateau dwell time and conduction losses |
| Peak source current | 3 A - enables fast MOSFET turn-on with low gate resistance and minimal shoot-through risk |
| Rise/fall time | 14 ns / 12 ns (2-nF load) - reduces switching transition time, directly lowering EMI and power loss |
| Propagation delay | 25 ns (typ) - supports >10 MHz effective control loop bandwidth in high-frequency SMPS designs |
| UVLO threshold | 2.4–3.5 V (rising) - prevents partial gate turn-on and MOSFET damage during brown-out conditions |
| Supply range | 3.5 V to 14 V (VCC – IN_REF) - accommodates 5 V, 12 V, and 15 V gate drive rails with margin for transients |
| Operating temp | –40°C to +125°C - qualified for industrial and automotive under-hood environments |
Pinout & Package
LM5112SDX/NOPB uses the Power Enhanced 6-pin WSON package (3.00 mm × 3.00 mm) with an exposed thermal pad bonded to die substrate and intended for connection to VEE ground plane to achieve RθJA = 40°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Non-inverting input | TTL-compatible logic input; pull up to VCC when unused to prevent floating and spurious output transitions |
| INB | Inverting input | TTL-compatible logic input; connect to IN_REF when unused to ensure defined low state |
| OUT | Gate drive output | Capable of sourcing 3 A and sinking 7 A; swings rail-to-rail between VCC and VEE |
| VEE | Power ground | Return path for output current; connect to system power ground or negative bias supply for enhanced off-state reliability |
| IN_REF | Input reference ground | Ground reference for logic inputs; decouples control logic domain from power domain - enables split-supply operation |
| VCC | Positive supply | Gate drive supply input; requires local low-ESR/low-ESL decoupling capacitor placed adjacent to pin |
Key Features
| Feature | Design Value |
|---|---|
| Compound CMOS/bipolar output stage | Combines MOS rail-to-rail swing with bipolar high-current capability at Miller plateau - maintains consistent drive strength across –40°C to +125°C |
| Dual logic inputs (IN/INB) | Enables either inverting or non-inverting gate drive using one device type - eliminates need for external inverters or dual-driver solutions |
| Dedicated IN_REF and VEE pins | Isolates logic and power ground domains - supports true split-supply operation for negative VGS and noise-immune control in high-dV/dt environments |
| Undervoltage lockout (UVLO) | Disables output and forces low state when VCC–IN_REF drops below 2.8 V - prevents weak turn-on and MOSFET thermal runaway |
| Thermally enhanced WSON-6 | Exposed die pad soldered to PCB copper - achieves 40°C/W junction-to-ambient thermal resistance without heatsink |
Applications
| DC/DC Switch-Mode Power Supplies | AC/DC Switch-Mode Power Supplies |
|---|---|
Use Scenario: High-efficiency synchronous buck converter operating at 300–500 kHz in telecom or server PSU. IC Role / Device Role / Timing Role: Low-side gate driver delivering 7-A sink current to rapidly discharge MOSFET gate during dead-time, minimizing body diode conduction loss. Use Value: 12 ns fall time reduces switching transition loss by >25% vs. standard 5-A drivers, improving full-load efficiency by 0.4–0.6%. | Use Scenario: PFC front-end stage with 65–100 kHz switching in industrial AC/DC adapter. IC Role / Device Role / Timing Role: Drives N-channel MOSFET in boost configuration; UVLO ensures gate remains off during input brown-out events. Use Value: 2.4–3.5 V UVLO threshold with 230 mV hysteresis prevents erratic restarts during line sags, enhancing system reliability. |
| Solar Microinverters | Solenoid and Motor Drives |
Use Scenario: Dual-phase interleaved DC/AC inverter with 100 kHz switching per phase in residential PV systems. IC Role / Device Role / Timing Role: Gate driver for low-side IGBT/MOSFET switches; IN_REF tied to controller ground, VEE connected to isolated negative rail for level-shifted drive. Use Value: Independent IN_REF/VEE pins enable safe gate drive across isolation barrier without optocoupler-based level shifting. | Use Scenario: 24 V solenoid actuator control in factory automation with PWM duty cycle modulation. IC Role / Device Role / Timing Role: Fast-switching driver for N-channel power MOSFET; compound output sustains 7-A peak current during inductive kickback. Use Value: 7-A sink current clamps inductive flyback voltage faster than 4-A alternatives, reducing snubber losses and MOSFET stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MOSFET gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524ADRMR | 4-A sink/4-A source; dual non-inverting outputs; no IN_REF pin; 5-V to 18-V supply | Lacks split-supply capability and negative gate drive support; optimized for dual-channel, single-supply systems | Select when dual-output buffering is required and split-supply operation is unnecessary |
| TPS28225DR | 4-A sink/4-A source; integrated bootstrap diode; no INB pin; 4.5–15-V supply | Designed for high-side bootstrap applications; lacks inverting input and IN_REF isolation | Select for half-bridge high-side drive where bootstrap charging simplifies layout |
Compared with UCC27524ADRMR and TPS28225DR, LM5112SDX/NOPB uniquely combines 7-A sink current, dual logic inputs, and isolated IN_REF/VEE grounds - making it the only option among the three capable of robust negative-VGS drive in high-noise, high-reliability power stages.
Availability
LM5112SDX/NOPB is available at Aetrix Electronics and suitable for DC/DC switch-mode power supplies, solar microinverters, and solenoid/motor drives requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for LM5112SDX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company designing analog ICs, embedded processors, and power management solutions for industrial, automotive, and communications markets.
The LM5112 product line delivers high-current, high-speed gate drivers for demanding power conversion applications - specifically engineered to reduce switching losses and improve thermal performance in compact, high-frequency SMPS and motor control systems.
FAQ
What is the maximum allowable voltage difference between VCC and IN_REF for LM5112SDX/NOPB?
The maximum recommended voltage difference between VCC and IN_REF is 14 V, as specified in the Absolute Maximum Ratings table. Exceeding this limit risks permanent damage to the input buffer circuitry. The LM5112SDX/NOPB operates reliably within 3.5 V to 14 V (VCC – IN_REF), with UVLO activation occurring below 2.4 V (rising). Designers must maintain this differential within datasheet limits even during transient conditions.
Can LM5112SDX/NOPB drive a high-side MOSFET directly?
No, LM5112SDX/NOPB is designed exclusively as a low-side gate driver and does not include bootstrap or level-shifting circuitry required for high-side operation. Its output swings between VEE and VCC, with VEE intended as the return path for output current - making it unsuitable for driving the source of a high-side N-channel MOSFET. For high-side drive, use a dedicated high-side or half-bridge driver such as TPS28225DR.
How should the exposed thermal pad on the LM5112SDX/NOPB WSON package be connected?
The exposed thermal pad on the LM5112SDX/NOPB must be soldered to a PCB copper pour connected to the VEE net. Per TI's layout guidelines, this connection provides the lowest possible thermal impedance path from die to board, enabling the rated RθJA of 40°C/W. Do not leave the pad floating or connect it to IN_REF - doing so degrades thermal performance and may cause premature thermal shutdown or reduced lifetime.
Does LM5112SDX/NOPB support both inverting and non-inverting operation simultaneously?
No, LM5112SDX/NOPB supports either inverting or non-inverting mode per application - not both simultaneously. In non-inverting mode, IN is active and INB must be tied to IN_REF; in inverting mode, INB is active and IN must be pulled to VCC. Table 1 in the datasheet confirms only one input controls OUT at a time, with the other serving as a fixed bias reference. Attempting simultaneous drive violates the logic table and may cause undefined output states.
What is the purpose of the IN_REF pin on LM5112SDX/NOPB, and how does it differ from VEE?
The IN_REF pin serves as the ground reference for the logic input buffers (IN and INB), while VEE is the power ground return for the output driver stage. This separation allows LM5112SDX/NOPB to operate with split supplies - e.g., IN_REF tied to controller logic ground (0 V) and VEE connected to –5 V - enabling negative gate drive. Connecting both to the same node restricts operation to single-supply mode but is acceptable for standard positive-only VGS applications.
LM5112SDX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Single
- Number of Drivers:
- 1
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 3.5V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.3V
- Current - Peak Output (Source, Sink):
- 3A, 7A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 14ns, 12ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (3x3)
LM5112SDX/NOPB FAQ
1.How can I place an order for LM5112SDX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5112SDX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5112SDX/NOPB reliable?
The price and inventory of LM5112SDX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5112SDX/NOPB is usually 5 days.
3.What payment methods are accepted for LM5112SDX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5112SDX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5112SDX/NOPB?
LM5112SDX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5112SDX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5112SDX/NOPB?
For technical support, including LM5112SDX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5112SDX/NOPB requirements.
6.How does Aetrix verify that LM5112SDX/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5112SDX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5112SDX/NOPB meets industry standards.
7.What is the process for return or replacement of LM5112SDX/NOPB?
All LM5112SDX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5112SDX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5112SDX/NOPB part is unused and in its original packaging.
Return procedure for LM5112SDX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5112SDX/NOPB Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

