Texas Instruments LM5114BMF/S7003110
- Part No.:
- LM5114BMF/S7003110
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- SOT-23-6
- Datasheet:
-
LM5114BMF/S7003110.pdf
- Description:
- IC GATE DRVR LOW-SIDE SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:765
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5114BMF/S7003110 from Texas Instruments is a single-channel, low-side gate driver IC designed to drive enhancement-mode GaN FETs and low-side MOSFETs in high-frequency DC-DC converters. It delivers 7.6-A peak sink and 1.3-A peak source current, operates from 4-V to 12.6-V VDD, features independent P_OUT/N_OUT outputs for controllable rise/fall times, and supports TTL/CMOS logic inputs up to 14 V - enabling direct interface with PWM controllers in boost, flyback, and isolated synchronous rectifier applications.
For engineers reviewing the LM5114BMF/S7003110 datasheet, LM5114BMF/S7003110 pinout, LM5114BMF/S7003110 application, or LM5114BMF/S7003110 equivalent, key selection considerations include its split-output architecture for independent turn-on/turn-off control, UVLO with active clamp (≤1 V under undervoltage), 12-ns typical propagation delay, and SOT-23-6 package with exposed thermal pad for high-power-density designs.
Technical Context
The LM5114BMF/S7003110 implements dual-output, noninverting/inverting logic inputs with 0.68-V hysteresis (LM5114B variant), enabling flexible gate-drive polarity selection in a single device. Its internal UVLO circuit disables outputs and activates an N_OUT clamp via integrated PNP when VDD falls below 3.25 V (rising threshold), ensuring safe low-side FET gate voltage retention during power-up/down.
It uses open-drain N_OUT (0.23-Ω typical RON at 25°C, VDD = 10 V) and open-source P_OUT (2.0-Ω typical RON) to independently control gate charging/discharging paths - allowing external gate resistors to tune dV/dt without compromising peak current capability. The 2.5-pF input capacitance and TTL-compatible inputs simplify integration with standard controller ICs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 4 V to 12.6 V - supports wide-input industrial and automotive supply rails without external regulation |
| Peak Sink Current | 7.6 A - enables fast discharge of high-Ciss GaN/MOSFET gates at >500-kHz switching frequencies |
| Peak Source Current | 1.3 A - provides controlled gate charge delivery for precise turn-on timing and EMI management |
| Propagation Delay | 12 ns typical - minimizes timing skew in high-frequency synchronous rectification and boost topologies |
| UVLO Threshold | 3.25 V (rising), 2.85 V (falling) - ensures reliable disable/enable sequencing across –40°C to 125°C |
| Input Hysteresis | 0.68 V - prevents noise-induced false triggering on IN/INB inputs in electrically noisy power stages |
| Logic Input Voltage | 0–0.8 V (L), 2.4–14 V (H) - compatible with 3.3-V/5-V microcontrollers and 12-V PWM controllers |
Pinout & Package
LM5114BMF/S7003110 is housed in a 6-pin SOT-23 package (2.90 mm × 1.60 mm) with exposed thermal pad (EP) soldered to PCB ground for enhanced thermal dissipation - critical for sustained 7.6-A peak sink operation in compact power modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Noninverting logic input | Active-high gate enable; connect to PWM signal for direct-drive noninverting configuration |
| INB | Inverting logic input | Active-low gate enable; tie to VSS if unused; enables inverting mode without external inverters |
| P_OUT | Source-current output | Drives gate high via external path; use series resistor to adjust turn-on speed and damp ringing |
| N_OUT | Sink-current output | Drives gate low via low-RON NMOS; clamps to ≤1 V during UVLO for fail-safe low-side FET control |
| VDD | Gate drive supply | Must be locally decoupled with ≤100-nF ceramic capacitor placed adjacent to pin to sustain 7.6-A transients |
| VSS | Ground reference | Primary return for all signals; connect exposed pad directly to solid ground plane for thermal + EMI performance |
Key Features
| Feature | Design Value |
|---|---|
| Split P_OUT/N_OUT outputs | Enables independent optimization of turn-on (via P_OUT + Rg,on) and turn-off (via N_OUT + Rg,off) slew rates for efficiency vs. EMI trade-offs |
| UVLO with active clamp | Forces N_OUT ≤1 V when VDD < 3.25 V - prevents partial enhancement of GaN/MOSFET during brownout, eliminating shoot-through risk |
| TTL/CMOS input compatibility | Accepts 0–14 V logic inputs regardless of VDD level - eliminates level-shifting circuitry when interfacing with diverse controllers |
| Low input capacitance | 2.5 pF typical - reduces loading on upstream PWM drivers and preserves signal integrity at multi-MHz edge rates |
| Exposed thermal pad | Reduces RθJA to 108.1°C/W (SOT-23) - sustains continuous operation at 125°C ambient with minimal derating in space-constrained layouts |
Applications
| Boost Converters | Flyback & Forward Converters |
|---|---|
|
Use Scenario: 24–66 V input, 75 V output, 2 A boost converter using EPC2001 GaN FET at 500 kHz. IC Role / Device Role / Timing Role: Low-side gate driver providing 7.6-A sink/1.3-A source to rapidly charge/discharge GaN gate with <12-ns propagation delay. Use Value: Achieves 97% measured efficiency by minimizing switching losses and enabling tight dVDS/dt control (20 V/ns) via split outputs. |
Use Scenario: Secondary-side synchronous rectification in isolated 48 V telecom flyback supply delivering 12 V/10 A. IC Role / Device Role / Timing Role: Low-side driver for SR MOSFET, synchronized to primary-side controller via optocoupler or digital isolator. Use Value: Reduces conduction loss by replacing Schottky diode; UVLO clamp prevents SR FET misfire during startup/brownout. |
| Isolated Topology Sync Rectifiers | Motor Control Half-Bridge Drivers |
|
Use Scenario: Forward converter with center-tapped secondary, driving two parallel low-side SR FETs per phase. IC Role / Device Role / Timing Role: Dual-FET driver leveraging 7.6-A sink capability to parallel multiple SR devices without external buffers. Use Value: Enables scalable current handling (e.g., 2× FETs) while maintaining <12-ns timing match between channels for balanced conduction. |
Use Scenario: 24 V BLDC motor gate driver stage controlling low-side IGBTs in 3-phase inverter half-bridges. IC Role / Device Role / Timing Role: Dedicated low-side driver with independent P_OUT/N_OUT for precise dead-time control and shoot-through prevention. Use Value: 0.68-V input hysteresis rejects PWM noise in noisy motor environments; 14-V tolerant inputs interface directly with MCU GPIOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5114MFX/S7003111 | Same silicon, WSON-6 package (3.0 mm × 3.0 mm) with lower RθJA (51.0°C/W) and exposed pad - no change in electrical specs. | Better thermal performance in high-power-density or high-ambient-temperature designs; requires different PCB footprint. | Select LM5114MFX/S7003111 when board space allows larger package and junction temperature must stay <110°C at full load. |
| MAX5048BAUT+T | Pin-to-pin compatible; identical 7.6-A/1.3-A drive, but higher 0.35-Ω N_OUT RON and no UVLO clamp function. | Lacks active N_OUT clamp during undervoltage - requires external circuitry for safe GaN FET control in brownout conditions. | Choose MAX5048BAUT+T only if UVLO clamp is unnecessary and existing layout uses same SOT-23 footprint with relaxed thermal requirements. |
Compared with LM5114MFX/S7003111, the LM5114BMF/S7003110 trades thermal margin for smaller footprint; versus MAX5048BAUT+T, it adds critical UVLO clamp protection for GaN reliability - making it the preferred choice for high-efficiency, safety-critical power stages.
Availability
LM5114BMF/S7003110 is available at Aetrix Electronics and suitable for boost converters, isolated synchronous rectifiers, and motor control half-bridge drivers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production programs.
Supply support for LM5114BMF/S7003110 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The LM5114 product line delivers high-current, low-latency gate drivers optimized for GaN FETs and high-frequency synchronous rectification - targeting efficiency-critical applications in telecom, industrial power supplies, and EV auxiliary systems.
FAQ
What is the recommended gate resistor configuration for LM5114BMF/S7003110 when driving a GaN FET?
For EPC2001 GaN FETs, TI recommends 1.5 Ω in the P_OUT path and 2.7 Ω in the N_OUT path to balance turn-on speed and oscillation damping. These values leverage the LM5114BMF/S7003110's split outputs to achieve ~20 V/ns dVDS/dt while suppressing gate ringing caused by PCB parasitics - verified in the LM5114BMF/S7003110 evaluation board design.
Does LM5114BMF/S7003110 support both inverting and noninverting gate drive configurations?
Yes, LM5114BMF/S7003110 supports both modes via dedicated IN (noninverting) and INB (inverting) inputs. When IN is driven high and INB low, P_OUT goes high and N_OUT goes low - enabling standard noninverting drive. Driving IN low and INB high produces inverted output behavior - eliminating need for external inverters in complex control schemes.
How does the UVLO clamp function protect the power stage during startup with LM5114BMF/S7003110?
When VDD drops below 2.85 V (UVLO falling threshold), LM5114BMF/S7003110 disables its internal NMOS sink and activates an integrated PNP transistor that clamps N_OUT to ≤1 V. This ensures the driven GaN or MOSFET remains fully off - preventing partial enhancement, shoot-through, or uncontrolled conduction during brownout or soft-start conditions.
Can LM5114BMF/S7003110 drive multiple parallel MOSFETs simultaneously?
Yes, LM5114BMF/S7003110's 7.6-A peak sink current and low 0.23-Ω N_OUT RON allow it to drive two or more parallel low-side MOSFETs without external buffers. Its fast 12-ns propagation delay ensures matched timing across paralleled devices - critical for current sharing and thermal balancing in high-current boost or LLC resonant converters.
What is the maximum capacitive load CL that LM5114BMF/S7003110 can drive while maintaining specified switching characteristics?
LM5114BMF/S7003110 is characterized up to CL = 10,000 pF, with typical rise time of 82 ns and fall time of 12.5 ns at VDD = 10 V. Beyond this, propagation delay and slew rate degrade predictably - TI confirms stable operation at CL ≤ 15,000 pF with minor timing increase, provided layout minimizes trace inductance and VDD decoupling is optimized per Section 10 of the LM5114BMF/S7003110 datasheet.
LM5114BMF/S7003110 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Single
- Number of Drivers:
- 1
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4V ~ 12.6V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.4V
- Current - Peak Output (Source, Sink):
- 1.3A, 7.6A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 82ns, 12.5ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
LM5114BMF/S7003110 FAQ
1.How can I place an order for LM5114BMF/S7003110 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5114BMF/S7003110 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5114BMF/S7003110 reliable?
The price and inventory of LM5114BMF/S7003110 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5114BMF/S7003110 is usually 5 days.
3.What payment methods are accepted for LM5114BMF/S7003110?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5114BMF/S7003110 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5114BMF/S7003110?
LM5114BMF/S7003110 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5114BMF/S7003110 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5114BMF/S7003110?
For technical support, including LM5114BMF/S7003110 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5114BMF/S7003110 requirements.
6.How does Aetrix verify that LM5114BMF/S7003110 is sourced from the original manufacturer or authorized distributors?
All LM5114BMF/S7003110 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5114BMF/S7003110 meets industry standards.
7.What is the process for return or replacement of LM5114BMF/S7003110?
All LM5114BMF/S7003110 units undergo pre-shipment inspection (PSI). If there is an issue with LM5114BMF/S7003110, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5114BMF/S7003110 part is unused and in its original packaging.
Return procedure for LM5114BMF/S7003110:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5114BMF/S7003110 Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

