My Inquiry
My Account
Texas Instruments LM5134ASD/NOPB
- Part No.:
- LM5134ASD/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
LM5134ASD/NOPB.pdf
- Description:
- IC GATE DRVR LOW-SIDE 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,252
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5134ASD/NOPB from Texas Instruments is a single-channel low-side gate driver IC with dual complementary outputs (OUT and PILOT), delivering 7.6-A peak sink / 4.5-A peak source current on OUT and 820-mA / 660-mA on PILOT, operating from 4-V to 12.6-V supply, and rated for –40°C to 125°C junction temperature. It enables high-speed switching of power MOSFETs in motor drivers and PFC converters by minimizing turnoff loop inductance via local pilot-FET control.
For engineers reviewing the LM5134ASD/NOPB datasheet, LM5134ASD/NOPB pinout, LM5134ASD/NOPB application, or LM5134ASD/NOPB equivalent, key selection criteria include verified peak drive current capability, complementary PILOT timing delay (tPD-ON = 4.2 ns, tPD-OFF = 6.4 ns at VDD = 10 V), input logic compatibility (TTL/CMOS, 14-V tolerant), UVLO threshold (3.25–4 V), and thermal performance in WSON-6 package (RθJA = 60°C/W).
Technical Context
The LM5134ASD/NOPB implements dual-output gate drive architecture: main OUT drives high-current power FETs, while complementary PILOT drives an external low-inductance turnoff FET placed adjacent to the main switch. Its internal break-before-make timing (2.5 ns at VDD = 10 V) prevents shoot-through between PILOT and OUT during transitions.
It features dual logic inputs (IN and INB) supporting both inverting and noninverting configurations, TTL-compatible thresholds (LM5134B variant), and integrated undervoltage lockout (UVLO) with 0.36-V hysteresis that clamps OUT below 1 V when VDD falls below threshold - ensuring safe default-off behavior under brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak Sink Current (OUT) | 7.6 A - sufficient to rapidly discharge gate capacitance of large Si MOSFETs or parallel arrays in hard-switching PFC stages. |
| Peak Source Current (OUT) | 4.5 A - enables fast turn-on of high-Qg power devices while maintaining control over dV/dt-induced EMI. |
| PILOT Output Delay (tPD-ON) | 4.2 ns (VDD = 10 V) - ensures precise sequencing where PILOT activates after main OUT turns off, eliminating shoot-through risk. |
| Supply Voltage Range | 4 V to 12.6 V - supports direct interface with 5-V or 12-V bias rails, including GaN FET gate requirements (≤6 V). |
| Input Voltage Tolerance | Up to 14 V - allows direct connection to PWM controllers without level-shifting, regardless of VDD level. |
| Junction Temperature Range | –40°C to +125°C - validated for industrial motor control and automotive under-hood auxiliary power modules. |
| UVLO Threshold | 3.25 V to 4.0 V with 0.36-V hysteresis - guarantees robust startup and fault recovery in noisy 12-V battery-fed systems. |
Pinout & Package
LM5134ASD/NOPB is packaged in a thermally enhanced 6-pin WSON (NGG) with exposed pad (3.00 mm × 3.00 mm), optimized for PCB heat spreading and low-inductance layout in high-frequency switching applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Gate drive supply input | Must be locally decoupled to VSS with low-ESR/ESL capacitor; powers both output stages and logic core. |
| PILOT | Complementary gate drive output | Drives external turnoff FET; timing offset relative to OUT prevents shoot-through and reduces gate loop inductance. |
| OUT | Main low-side gate drive output | Directly drives power MOSFET gate; capable of 7.6-A sink/4.5-A source into 10 nF load. |
| VSS | Power ground reference | All signals referenced here; exposed pad must be soldered to PCB ground plane for thermal and EMI performance. |
| INB | Inverting logic input | Active-high inverting control; tie to VSS if unused to avoid floating input. |
| IN | Non-inverting logic input | Active-high noninverting control; tie to VDD if unused to ensure defined state. |
Key Features
| Feature | Design Value |
|---|---|
| Dual complementary outputs (OUT + PILOT) | Enables independent optimization of turnon (via OUT) and turnoff (via local PILOT-driven FET), reducing Miller-induced false turnon in high-dV/dt applications. |
| Matched propagation delays | Inverting and noninverting inputs exhibit matched tD-ON/tD-OFF (±1 ns typical), simplifying timing-critical synchronous rectifier or half-bridge control. |
| 14-V logic input tolerance | Eliminates need for external level shifters when interfacing with legacy analog PWM controllers or microcontrollers with 5-V or 3.3-V I/O. |
| Integrated UVLO with clamp | Forces OUT low and clamps voltage <1 V during brownout - prevents partial turn-on and shoot-through in multi-phase or cascaded converter topologies. |
| Thermally enhanced WSON-6 | Exposed pad and RθJA = 60°C/W enable >1.5 W continuous dissipation at 25°C ambient, supporting high-duty-cycle motor gate drive. |
Applications
| Motor Drivers | Solid-State Power Controllers |
|---|---|
Use Scenario: Driving N-channel MOSFETs in 3-phase BLDC inverter stages for HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Low-side gate driver providing fast, high-current turnon/turnoff with PILOT-assisted turnoff to suppress parasitic oscillation during high-dI/dt commutation. Use Value: Enables >20 kHz PWM operation with <25 ns propagation delay margin, reducing conduction losses by 12% vs. standard buffer drivers in 48-V systems. | Use Scenario: Solid-state relay replacement in programmable logic controller (PLC) output modules handling 24-V DC loads up to 5 A. IC Role / Device Role / Timing Role: High-reliability low-side switch driver with UVLO protection and 125°C operation for harsh industrial environments. Use Value: Eliminates mechanical contact wear and supports hot-swap capability via controlled slew rate and fail-safe OFF state during supply dips. |
| Power Factor Correction Converters | High-Speed Switching Power Supplies |
Use Scenario: Driving boost MOSFETs in continuous-conduction-mode (CCM) PFC stages for server PSUs and telecom rectifiers. IC Role / Device Role / Timing Role: Dual-output driver enabling local turnoff path to minimize gate loop inductance and prevent false turnon during high-voltage dV/dt transitions. Use Value: Achieves >98.5% efficiency at 3.5 kW by sustaining 40 V/ns dV/dt without oscillation, verified with SPP20N60C3 MOSFET. | Use Scenario: Gate driving GaN HEMTs in 1-MHz+ LLC resonant converters for datacenter VRMs and AI accelerator power delivery. IC Role / Device Role / Timing Role: Low-propagation-delay (tD-OFF = 20 ns max), low-VDD-capable (4.5 V min) driver supporting fast edge rates required by wide-bandgap devices. Use Value: Reduces gate drive loss by 37% vs. discrete totem-pole solutions while maintaining <5 ns timing skew across channels in multi-phase designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524ADRV | Single-channel, 5-A sink/3-A source, no PILOT output; 12-V max VDD; 15-V input tolerance. | Lacks complementary PILOT output - cannot implement local turnoff path; requires external circuitry for shoot-through prevention. | Select when PILOT functionality is unnecessary and cost sensitivity outweighs layout optimization benefits. |
| LM5112MYX | Single-channel, 7-A sink/5-A source, includes dedicated turnoff assist (TOFF) pin; 16-V max VDD; 20-V input tolerance. | TOFF pin provides active pull-down only (no sourcing), differing from LM5134ASD/NOPB's full PILOT complementarity. | Prefer when aggressive turnoff speed is prioritized over independent turnon control and system-level timing flexibility. |
Compared with UCC27524ADRV and LM5112MYX, LM5134ASD/NOPB uniquely combines high peak current, true complementary PILOT timing, and integrated UVLO clamp - making it optimal for high-reliability, high-dV/dt applications where gate loop inductance must be minimized without adding discrete components.
Availability
LM5134ASD/NOPB is available at Aetrix Electronics and suitable for motor drivers, solid-state power controllers, and power factor correction converters requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial OEM programs.
Supply support for LM5134ASD/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with leadership in high-performance analog ICs for industrial and automotive markets.
The LM5134ASD/NOPB belongs to TI's high-speed gate driver product line, designed specifically for demanding power conversion applications requiring ultra-fast, high-current switching with robust fault protection and layout-friendly packaging.
FAQ
What is the maximum allowable VDD voltage for LM5134ASD/NOPB?
The absolute maximum VDD voltage for LM5134ASD/NOPB is 14 V, but the recommended operating range is 4 V to 12.6 V per TI SNVS808C datasheet Section 6.3. Exceeding 12.6 V may trigger UVLO release but risks reliability degradation; operation above 14 V causes permanent damage. LM5134ASD/NOPB maintains full 7.6-A sink capability across its 4–12.6 V range.
Does LM5134ASD/NOPB support both inverting and noninverting logic configurations?
Yes, LM5134ASD/NOPB supports both configurations using its dual inputs: IN (noninverting) and INB (inverting). When IN is driven and INB tied to VSS, the device operates noninverting; when INB is driven and IN tied to VDD, it operates inverting. Truth table in Section 7.4 confirms identical OUT/PILOT behavior for both modes, enabling flexible integration with diverse PWM controllers.
How does the PILOT output improve switching reliability in high-dV/dt applications?
The PILOT output on LM5134ASD/NOPB drives an external low-inductance turnoff FET placed adjacent to the main power MOSFET, creating a localized low-impedance discharge path. This reduces gate loop inductance and prevents false turnon caused by Miller capacitance coupling during high-dV/dt transitions - a critical advantage verified in CCM PFC and motor drive applications using LM5134ASD/NOPB.
What is the purpose of the UVLO circuit in LM5134ASD/NOPB?
The UVLO circuit in LM5134ASD/NOPB disables output drive and actively clamps the OUT pin below 1 V when VDD drops below 3.25–4.0 V (with 0.36-V hysteresis). This ensures the power FET remains safely OFF during brownout or startup, preventing partial turn-on, shoot-through, or uncontrolled conduction - a requirement confirmed in TI's application note SLUA901 for industrial power systems using LM5134ASD/NOPB.
Is LM5134ASD/NOPB pin-compatible with other members of the LM5134 family?
Yes, LM5134ASD/NOPB shares identical 6-pin WSON (NGG) package, pinout, and footprint with LM5134BSD/NOPB and LM5134SD/NOPB. Differences are limited to input threshold logic (LM5134A = CMOS, LM5134B = TTL) and minor electrical specs - all variants use the same VDD, OUT, PILOT, VSS, IN, and INB pin assignments and can be substituted without PCB changes.
LM5134ASD/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Single
- Number of Drivers:
- 1
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4V ~ 12.6V
- Logic Voltage - VIL, VIH:
- -
- Current - Peak Output (Source, Sink):
- 4.5A, 7.6A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 3ns, 2ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (3x3)
LM5134ASD/NOPB FAQ
1.How can I place an order for LM5134ASD/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5134ASD/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5134ASD/NOPB reliable?
The price and inventory of LM5134ASD/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5134ASD/NOPB is usually 5 days.
3.What payment methods are accepted for LM5134ASD/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5134ASD/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5134ASD/NOPB?
LM5134ASD/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5134ASD/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5134ASD/NOPB?
For technical support, including LM5134ASD/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5134ASD/NOPB requirements.
6.How does Aetrix verify that LM5134ASD/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5134ASD/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5134ASD/NOPB meets industry standards.
7.What is the process for return or replacement of LM5134ASD/NOPB?
All LM5134ASD/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5134ASD/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5134ASD/NOPB part is unused and in its original packaging.
Return procedure for LM5134ASD/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5134ASD/NOPB Tags
-
ZXGD3009E6TA
Diodes Incorporated
-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments
-
MCP1416T-E/OT
Microchip Technology
-
MCP1402T-E/OT
Microchip Technology
-
MCP1415T-E/OT
Microchip Technology
-
MCP1401T-E/OT
Microchip Technology
-
IX4428NTR
Littelfuse Inc.
-
IRS2005STRPBF
Infineon Technologies
-
IRS2008STRPBF
Infineon Technologies
-
IX4310TTR
Littelfuse Inc.
-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
