Texas Instruments LM5134BMF/NOPB
- Part No.:
- LM5134BMF/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- SOT-23-6
- Datasheet:
-
LM5134BMF/NOPB.pdf
- Description:
- IC GATE DRVR LOW-SIDE SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:1,683
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5134BMF/NOPB from Texas Instruments is a single-channel low-side gate driver IC with dual complementary outputs (OUT and PILOT), delivering 7.6-A peak sink / 4.5-A peak source on OUT and 820-mA peak sink / 660-mA peak source on PILOT, operating from a 4-V to 12.6-V supply across –40°C to 125°C. It supports TTL/CMOS logic inputs up to 14 V independent of VDD and enables high-speed switching of power MOSFETs in motor drives and PFC converters.
For engineers reviewing the LM5134BMF/NOPB datasheet, LM5134BMF/NOPB pinout, LM5134BMF/NOPB application, or LM5134BMF/NOPB equivalent, key selection criteria include verified dual-output timing coordination (tPD-ON = 4.2 ns, tPD-OFF = 6.4 ns at VDD = 10 V), confirmed thermal performance in SOT-23-6 package (RθJA = 105.9°C/W), and documented UVLO behavior (3.25–4.0 V threshold with 0.36-V hysteresis).
Technical Context
The LM5134BMF/NOPB implements a dual-output architecture where the main OUT pin drives high-current power FETs while the complementary PILOT output controls an external turnoff MOSFET placed near the main switch-reducing gate-loop inductance and suppressing false turnon during high-dV/dt transitions. Its internal UVLO circuit clamps OUT below 1 V when VDD falls below threshold, ensuring fail-safe low-state operation.
It features matched propagation delays between inverting (INB) and non-inverting (IN) inputs, TTL-compatible logic thresholds (VIH = 2.4 V, VIL = 0.8 V), and break-before-make timing (2.5 ns at VDD = 10 V) to prevent shoot-through in the external pilot path. The device operates without external level-shifting, accepting 3.3-V or 5-V controller signals directly.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Peak sink current (OUT) | 7.6 A - delivers full Miller charge for fast MOSFET turnoff under high dV/dt conditions (e.g., ≥20 V/ns in 400-V PFC) |
| Peak source current (OUT) | 4.5 A - ensures rapid gate charging for low conduction loss in Si/GaN FETs with QG ≤ 87 nC |
| PILOT sink/source | 820 mA / 660 mA - drives local turnoff FET to minimize gate-loop inductance and suppress parasitic oscillation |
| VDD operating range | 4 V to 12.6 V - supports 5-V, 10-V, and 12-V gate drive rails for Si MOSFETs and GaN switches |
| UVLO threshold | 3.25 V to 4.0 V with 0.36-V hysteresis - guarantees controlled shutdown and prevents erratic output during brownout |
| Propagation delay (tD-OFF) | 12 ns (typ) at VDD = 10 V - enables sub-50-ns total system turnoff latency critical for >1-MHz switching |
| Input voltage tolerance | Up to 14 V regardless of VDD - allows direct interface with analog PWM controllers and microcontrollers without clamping diodes |
Pinout & Package
LM5134BMF/NOPB is packaged in a 6-pin SOT-23 (DBV) with body size 2.90 mm × 1.60 mm and exposed pad for thermal enhancement. Pin functions are validated per TI SNVS808C datasheet Rev C (Feb 2016).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Gate drive supply input | Must be locally decoupled to VSS with low-ESR/ESL capacitor; powers both OUT and PILOT drivers |
| PILOT (Pin 2) | Complementary gate drive output | Drives external turnoff FET; logic inverted vs OUT; enables localized low-inductance gate discharge path |
| OUT (Pin 3) | Main low-side gate drive output | Directly drives power MOSFET gate; 7.6-A sink capability minimizes Miller plateau time |
| VSS (Pin 4) | Power ground reference | All internal logic and driver stages referenced to this node; must connect to low-impedance PCB ground plane |
| INB (Pin 5) | Inverting logic input | Active-high logic inversion path; tie to VSS when unused to avoid floating input |
| IN (Pin 6) | Non-inverting logic input | Active-high direct path; tie to VDD when unused to ensure defined state |
Key Features
| Feature | Design Value |
|---|---|
| Dual complementary outputs | OUT + PILOT provide coordinated turnon/turnoff control - eliminates need for external inverters or discrete turnoff paths |
| Break-before-make timing | 2.5 ns (at VDD = 10 V) prevents simultaneous conduction between main driver and pilot FET |
| UVLO with active clamp | Internal PNP pulls OUT below 1 V during undervoltage - avoids partial turnon and shoot-through risk |
| TTL/CMOS input compatibility | VIH = 2.4 V, VIL = 0.8 V (LM5134B variant) - interfaces directly with 3.3-V microcontrollers and 5-V analog controllers |
| Thermal-enhanced SOT-23 | Exposed pad soldered to PCB ground plane reduces RθJA to 105.9°C/W - sustains 7.6-A pulses without derating |
Applications
| Motor Drivers | Solid-State Power Controllers |
|---|---|
|
Use Scenario: Driving N-channel MOSFET half-bridges in BLDC motor inverters with >100-kHz PWM frequency. IC Role / Device Role / Timing Role: Low-side gate driver providing synchronized OUT/PILOT outputs to minimize dead-time uncertainty and reduce shoot-through risk during commutation. Use Value: 7.6-A sink current ensures <20-ns Miller plateau exit, enabling precise timing control for field-oriented control (FOC) algorithms. |
Use Scenario: Solid-state relay replacement in industrial HVAC and lighting control systems requiring fast, reliable load switching. IC Role / Device Role / Timing Role: High-current gate driver interfacing with microcontroller GPIO to switch 600-V Si MOSFETs in zero-crossing or phase-angle configurations. Use Value: 14-V input tolerance allows direct connection to 5-V MCU outputs without level shifters; UVLO prevents erratic switching during supply dips. |
| Power Factor Correction Converters | High-Frequency DC-DC Converters |
|
Use Scenario: Boost PFC stage in 1–3 kW server PSUs operating at 65–100 kHz with Si or GaN FETs. IC Role / Device Role / Timing Role: Dual-output driver enabling independent optimization of turnon (via OUT) and turnoff (via PILOT + local FET) to suppress dV/dt-induced false turnon. Use Value: PILOT's 820-mA sink current drives small turnoff FET with <3.3-Ω Rds(on), reducing gate loop inductance and eliminating 10–30 MHz ringing observed with single-output drivers. |
Use Scenario: Synchronous buck converter in telecom POL modules switching at 1–2 MHz with 30-V input and 1-V output. IC Role / Device Role / Timing Role: Low-side driver for bottom FET, leveraging fast 12-ns tD-OFF and 2-ns tF to maintain efficiency at high frequency. Use Value: 4.5-A source current charges gate rapidly despite high-frequency gate charge demand (QG × fSW), minimizing conduction loss contribution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC27524ADRV | Single 5-A sink / 5-A source output; no PILOT output; 13-V max VDD; 10-ns typical tD-OFF | Lacks complementary turnoff path - requires external circuitry for low-inductance gate discharge in high-dV/dt designs | Choose when dual-output coordination is unnecessary and board space favors 5-pin SON package |
| LM5112MYX/NOPB | 5-A sink / 5-A source; integrated 12-V LDO; no PILOT; 15-V max VDD; 11-ns tD-OFF; WSON-8 package | No dedicated turnoff assist - higher gate-loop inductance limits achievable dV/dt in GaN-based 1-MHz+ designs | Prefer when local bias regulation is needed and thermal budget allows larger WSON-8 footprint |
Compared with UCC27524ADRV and LM5112MYX/NOPB, LM5134BMF/NOPB uniquely provides a verified PILOT output with sub-7-ns inter-output timing coordination, enabling robust turnoff control in high-speed, high-reliability power stages where gate-loop inductance must be minimized without adding discrete components.
Availability
LM5134BMF/NOPB is available at Aetrix Electronics and suitable for motor drivers, solid-state power controllers, and power factor correction converters requiring stable component supply, long-term lifecycle support, and traceable sourcing for industrial and automotive-grade production.
Supply support for LM5134BMF/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management, signal chain, and high-reliability IC design.
The LM5134 series was developed specifically for high-efficiency, high-frequency power conversion systems requiring precise, low-inductance gate drive - targeting motor control, PFC, and isolated DC-DC applications where false turnon and EMI must be rigorously controlled.
FAQ
What is the logic configuration of LM5134BMF/NOPB?
The LM5134BMF/NOPB is the LM5134B variant, featuring TTL-compatible logic inputs with VIH = 2.4 V and VIL = 0.8 V, independent of VDD. It supports both inverting (via INB) and non-inverting (via IN) operation, and its truth table confirms that high IN + low INB yields high OUT + low PILOT. This dual-input flexibility allows seamless integration into existing control architectures without external logic inversion.
Does LM5134BMF/NOPB require external pull-up or pull-down resistors on IN/INB pins?
No, LM5134BMF/NOPB does not require external pull-up or pull-down resistors on IN or INB when unused - the datasheet explicitly states to tie IN to VDD and INB to VSS (or vice versa) to ensure defined logic states. Internal input hysteresis (0.68 V) and leakage current <10 µA over temperature eliminate floating-input risk, simplifying layout and reducing BOM count.
How does the PILOT output improve EMI performance in high-speed switching?
The PILOT output of LM5134BMF/NOPB improves EMI performance by enabling placement of a small, local turnoff MOSFET adjacent to the main power FET - shortening the gate discharge loop and reducing parasitic inductance. This minimizes high-frequency ringing (10–30 MHz) during turnoff, directly lowering radiated emissions. Verified timing (tPD-ON = 4.2 ns) ensures the PILOT turns on before OUT turns off, preventing shoot-through while maximizing dV/dt control.
Can LM5134BMF/NOPB drive GaN HEMTs with 5-V gate drive?
Yes, LM5134BMF/NOPB supports GaN HEMTs requiring 5-V gate drive: its VDD range (4 V to 12.6 V) includes 5 V, and its 4.5-A peak source current fully charges typical GaN gate capacitance (e.g., 1–3 nF) within nanoseconds. The 14-V input tolerance also accommodates 5-V logic controllers directly. However, users must verify gate voltage limits of the specific GaN device and use appropriate gate resistors to control dI/dt.
What thermal considerations apply to LM5134BMF/NOPB in continuous 7.6-A operation?
LM5134BMF/NOPB is rated for 7.6-A peak sink current, not continuous DC current. In practice, it handles repetitive 7.6-A pulses (e.g., 100-ns width, 10% duty cycle) with proper PCB thermal design: the SOT-23-6 exposed pad must be soldered to a ≥100-mm² copper pour connected to internal ground planes. At 25°C ambient, RθJA = 105.9°C/W limits continuous power dissipation to ~0.3 W - sufficient for typical gate-driving duty cycles but not for sustained DC loads.
LM5134BMF/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Single
- Number of Drivers:
- 1
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4V ~ 12.6V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.4V
- Current - Peak Output (Source, Sink):
- 4.5A, 7.6A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 3ns, 2ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
LM5134BMF/NOPB FAQ
1.How can I place an order for LM5134BMF/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5134BMF/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5134BMF/NOPB reliable?
The price and inventory of LM5134BMF/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5134BMF/NOPB is usually 5 days.
3.What payment methods are accepted for LM5134BMF/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5134BMF/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5134BMF/NOPB?
LM5134BMF/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5134BMF/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5134BMF/NOPB?
For technical support, including LM5134BMF/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5134BMF/NOPB requirements.
6.How does Aetrix verify that LM5134BMF/NOPB is sourced from the original manufacturer or authorized distributors?
All LM5134BMF/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5134BMF/NOPB meets industry standards.
7.What is the process for return or replacement of LM5134BMF/NOPB?
All LM5134BMF/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM5134BMF/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5134BMF/NOPB part is unused and in its original packaging.
Return procedure for LM5134BMF/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5134BMF/NOPB Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

