Texas Instruments LMG1020YFFT
- Part No.:
- LMG1020YFFT
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 6-UFBGA, DSBGA
- Datasheet:
-
LMG1020YFFT.pdf
- Description:
- IC GATE DRVR LOW-SIDE 6DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:742
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMG1020YFFT from Texas Instruments is a single-channel, low-side GaN and logic-level MOSFET gate driver optimized for nanosecond-pulse applications. It delivers 7-A peak source and 5-A peak sink current at 5-V supply, achieves 2.5-ns typical propagation delay and 1-ns minimum input pulse width, and targets LiDAR, time-of-flight laser drivers, and VHF resonant power converters.
For engineers reviewing the LMG1020YFFT datasheet, LMG1020YFFT pinout, LMG1020YFFT application, or LMG1020YFFT equivalent, key selection criteria include split-output drive (OUTH/OUTL), WCSP package inductance minimization, UVLO threshold at 4.19 V, and independent gate-resistor tuning for EMI-controlled slew rates.
Technical Context
The LMG1020YFFT implements a Schmitt-trigger input stage with IN+ and IN− pins feeding an internal AND gate, enabling precise pulse-width generation via differential timing control. Its asymmetrical output stage separates pull-up (OUTH) and pull-down (OUTL) paths to allow independent gate-resistor selection for turn-on and turn-off optimization.
It integrates undervoltage lockout (UVLO) with 4.19-V rising threshold and 85-mV hysteresis, plus overtemperature protection triggering at 170°C with 20°C hysteresis. The 0.8 mm × 1.2 mm WCSP-6 package reduces gate-loop inductance to support stable 60-MHz operation and sub-1-ns pulse fidelity into capacitive loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 5 V nominal; enables direct compatibility with standard logic-level controllers and eliminates need for level-shifting circuitry |
| Peak Source/Sink Current | 7 A / 5 A; provides robust gate charge/discharge for fast switching of GaN FETs with low Ciss |
| Propagation Delay | 2.5 ns typical; minimizes timing uncertainty in high-resolution time-of-flight and LiDAR systems |
| Min Input Pulse Width | 1 ns; supports ultra-short gating for pulsed laser diode drivers and burst-mode resonant converters |
| Rise/Fall Time | 375 ps / 350 ps; ensures sharp edge integrity critical for EMI-sensitive high-frequency power stages |
| UVLO Threshold | 4.19 V with 85 mV hysteresis; guarantees GaN FETs remain fully enhanced during valid gate-drive operation |
| Operating Temperature | –40°C to +125°C; supports industrial and automotive ambient conditions without derating |
Pinout & Package
The LMG1020YFFT is housed in a 0.8 mm × 1.2 mm, 6-ball Wafer Chip Scale Package (WCSP) with bottom-terminal ball layout optimized for minimal gate-loop inductance and thermal resistance (RθJA = 133.6°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Low-inductance return path for both power and signal; must be connected directly to FET source to minimize ground bounce |
| IN+ | Positive logic input | Schmitt-triggered single-ended input with 100–250 kΩ internal pull-down; used with IN− to generate AND-gated output pulses |
| IN− | Negative logic input | Schmitt-triggered single-ended input with 100–250 kΩ internal pull-up; not differential-used to control pulse width via timing offset vs. IN+ |
| OUTL | Pull-down gate output | Drives gate low with 5-A sink capability; connects through external resistor to FET gate for controlled turn-off slew rate |
| OUTH | Pull-up gate output | Drives gate high with 7-A source capability; connects through external resistor to FET gate for controlled turn-on slew rate |
| VDD | Power supply input | 5-V supply pin requiring local 0.1-µF feed-through capacitor to suppress high-frequency transients and prevent overshoot beyond 5.75 V |
Key Features
| Feature | Design Value |
|---|---|
| Split-gate drive outputs | Independent OUTH and OUTL terminals enable asymmetric rise/fall control using discrete Rg,on/Rg,off, reducing ringing and optimizing EMI in GaN-based converters |
| 1-ns minimum pulse width | Validated under 100-pF load; enables precision gating in time-of-flight sensors and facial recognition illumination systems |
| Sub-3-ns propagation delay | 2.5-ns typical tpd,r; preserves timing resolution across temperature (–40°C to +125°C) with <0.6-ns variation |
| Integrated UVLO and OTP | UVLO activates below 4.19 V to prevent partial enhancement; OTP shuts down above 170°C junction temperature with 20°C hysteresis for reliable fault recovery |
| 0.8 mm × 1.2 mm WCSP | Ultra-compact footprint with 6-ball BGA; reduces parasitic inductance by >50% versus QFN equivalents, critical for >30-MHz switching stability |
Applications
| LiDAR Systems | Time-of-Flight Laser Drivers |
|---|---|
Use Scenario: Pulsed laser emission for distance measurement in autonomous vehicles and robotics. IC Role / Device Role / Timing Role: Low-side gate driver generating precisely timed, sub-5-ns gate pulses to trigger GaN laser diode switches. Use Value: 1-ns minimum pulse width and 2.5-ns propagation delay ensure centimeter-level ranging accuracy and jitter-free time-stamping. | Use Scenario: Short-pulse illumination for depth-sensing cameras in smartphones and AR headsets. IC Role / Device Role / Timing Role: Fast-switching gate driver controlling laser diode current with nanosecond-level on/off transitions. Use Value: 375-ps rise time and split-output architecture minimize optical pulse distortion and improve signal-to-noise ratio in reflected light detection. |
| Class-E Wireless Chargers | VHF Resonant Power Converters |
Use Scenario: High-efficiency, MHz-range resonant power transfer in medical and consumer electronics. IC Role / Device Role / Timing Role: Low-side driver for GaN half-bridge switches operating at 6.78 MHz or higher frequencies. Use Value: 60-MHz maximum operation and 0.8×1.2-mm WCSP package reduce gate-loop inductance, enabling stable zero-voltage switching (ZVS) at VHF. | Use Scenario: High-power-density DC-DC conversion in telecom and server PSUs using resonant topologies. IC Role / Device Role / Timing Role: Gate driver for GaN-based synchronous rectifiers and active clamps in LLC or Class-D converters. Use Value: Asymmetrical 7-A/5-A drive strength allows independent optimization of conduction loss (fast turn-on) and voltage stress (controlled turn-off). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side GaN gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMG1210RNT | Higher 10-A source/8-A sink drive; 3.3-V compatible inputs; larger 2.0-mm × 2.0-mm WQFN package | Better suited for higher-current GaN HEMTs and dual-phase designs; less optimal for space-constrained LiDAR modules | Select LMG1210RNT when >7-A drive or 3.3-V controller interface is required; LMG1020YFFT remains preferred for ultra-compact, 5-V-only, 1-ns pulse systems |
| UCC27611DR | 5-V, 10-A symmetric drive; no split outputs; 1.5-ns propagation delay; 2.0-mm × 2.0-mm WSON package | Lacks independent turn-on/turn-off control; optimized for high-speed Si MOSFETs rather than GaN-specific ringing mitigation | Choose UCC27611DR for cost-sensitive, non-GaN applications needing faster propagation; retain LMG1020YFFT where gate-ring suppression and GaN-safe UVLO are mandatory |
Compared with LMG1210RNT and UCC27611DR, the LMG1020YFFT uniquely balances ultra-small WCSP packaging, true 1-ns pulse capability, and GaN-optimized split-output architecture-making it irreplaceable in miniaturized, high-fidelity time-critical systems where layout inductance and pulse fidelity dominate design constraints.
Availability
LMG1020YFFT is available at Aetrix Electronics and suitable for LiDAR modules, time-of-flight sensor subsystems, and VHF resonant power converters requiring stable component supply, long-term lifecycle assurance, and traceable GaN-driver sourcing.
Supply support for LMG1020YFFT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance power management solutions with broad industrial and automotive reach.
The LMG1020YFFT belongs to TI's high-speed GaN driver product line, engineered specifically for nanosecond-precision, low-inductance gate driving in LiDAR, facial recognition, and MHz-class resonant power conversion.
FAQ
What is the absolute maximum supply voltage rating for the LMG1020YFFT?
The LMG1020YFFT has an absolute maximum VDD rating of 5.75 V. Operation above this voltage-even transiently-may cause permanent damage. TI recommends limiting supply variation to ±5% (i.e., 4.75 V to 5.25 V) and using local 0.1-µF feed-through decoupling to suppress overshoot. The LMG1020YFFT's internal UVLO activates at 4.19 V to prevent unsafe operation below functional threshold, but does not protect against overvoltage events.
How does the LMG1020YFFT achieve 1-ns minimum input pulse width?
The LMG1020YFFT achieves 1-ns minimum input pulse width through its ultra-fast internal logic path-specifically a Schmitt-triggered AND gate fed by independently routed IN+ and IN− signals-and optimized output stage with 375-ps rise time. This is validated under 100-pF capacitive load per TI SNOSD45B datasheet Section 6.6. The LMG1020YFFT does not require external pulse-shaping circuits; users can generate sub-ns pulses by applying delayed versions of the same digital signal to IN+ and IN−.
Can the LMG1020YFFT drive both GaN and silicon MOSFETs?
Yes, the LMG1020YFFT is explicitly designed to drive both enhancement-mode GaN FETs and logic-level silicon MOSFETs. Its 5-V supply, 7-A/5-A drive strength, and split-output architecture accommodate the lower gate charge and higher dV/dt sensitivity of GaN devices while remaining compatible with standard Si MOSFET gate thresholds. TI confirms interoperability in Section 3 (Description) and Section 8.2 (Typical Application) of the LMG1020YFFT datasheet.
What is the purpose of the separate OUTH and OUTL pins on the LMG1020YFFT?
The separate OUTH (pull-up) and OUTL (pull-down) pins on the LMG1020YFFT enable independent control of turn-on and turn-off gate drive strength via external resistors. This asymmetry allows designers to optimize EMI, reduce gate ringing, and manage voltage overshoot-especially critical for GaN FETs. Unlike single-output drivers, the LMG1020YFFT's split outputs let users fine-tune rise/fall times without compromising switching speed or efficiency, as confirmed in Section 7.3.2 and Figure 6 of the official datasheet.
Does the LMG1020YFFT include built-in protection features?
Yes, the LMG1020YFFT integrates two key protection functions: undervoltage lockout (UVLO) and overtemperature protection (OTP). UVLO disables outputs when VDD falls below 4.19 V (with 85-mV hysteresis) to prevent partial enhancement of GaN FETs; OTP shuts down the device above 170°C junction temperature (with ~20°C hysteresis) and auto-recovers below 150°C. Both protections are silicon-implemented and do not require external components, as detailed in Sections 6.5 and 7.3.3–7.3.4 of the LMG1020YFFT datasheet.
LMG1020YFFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Single
- Number of Drivers:
- 1
- Gate Type:
- N-Channel, P-Channel MOSFET
- Voltage - Supply:
- 4.75V ~ 5.25V
- Logic Voltage - VIL, VIH:
- 1.8V, 1.7V
- Current - Peak Output (Source, Sink):
- 7A, 5A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 375ps, 350ps
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DSBGA
LMG1020YFFT FAQ
1.How can I place an order for LMG1020YFFT through Aetrix?
Please submit a Request for Quotation (RFQ) for LMG1020YFFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMG1020YFFT reliable?
The price and inventory of LMG1020YFFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMG1020YFFT is usually 5 days.
3.What payment methods are accepted for LMG1020YFFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMG1020YFFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMG1020YFFT?
LMG1020YFFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMG1020YFFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMG1020YFFT?
For technical support, including LMG1020YFFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMG1020YFFT requirements.
6.How does Aetrix verify that LMG1020YFFT is sourced from the original manufacturer or authorized distributors?
All LMG1020YFFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMG1020YFFT meets industry standards.
7.What is the process for return or replacement of LMG1020YFFT?
All LMG1020YFFT units undergo pre-shipment inspection (PSI). If there is an issue with LMG1020YFFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMG1020YFFT part is unused and in its original packaging.
Return procedure for LMG1020YFFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMG1020YFFT Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

