Texas Instruments LMG3522R030QRQSRQ1
- Part No.:
- LMG3522R030QRQSRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Power Driver Modules
- Package:
- 52-VQFN Exposed Pad
- Datasheet:
-
LMG3522R030QRQSRQ1.pdf
- Description:
- AUTOMOTIVE 650-V 30-M GAN FET WI
- Quantity:
- Payment:

- Shipping:

Inventory:4,821
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMG3522R030QRQSRQ1 from Texas Instruments is an AEC-Q100 Grade 1 qualified 650V, 30mΩ GaN power FET with integrated gate driver, cycle-by-cycle overcurrent protection (<100 ns response), digital temperature PWM output, and 20–150 V/ns adjustable slew rate. It operates from 7.5–18 V supply and targets high-density automotive on-board chargers and DC/DC converters.
For engineers reviewing the LMG3522R030QRQSRQ1 datasheet, LMG3522R030QRQSRQ1 pinout, LMG3522R030QRQSRQ1 application, or LMG3522R030QRQSRQ1 equivalent, this device delivers verified hard-switching capability up to 720 V surge, 2 MHz switching frequency, and top-side cooled 12 mm × 12 mm VQFN package with separated electrical/thermal paths for minimal loop inductance.
Technical Context
The LMG3522R030QRQSRQ1 integrates a silicon-based gate driver with precision bias generation, enabling depletion-mode GaN FET control without external level shifters. Its direct-drive architecture eliminates cascode losses and supports first- and third-quadrant conduction with programmable turn-on slew rate via RDRV pin resistance (0–500 kΩ).
Protection logic includes latched short-circuit detection (75–105 A threshold), self-monitoring UVLO on VDD (6.4–7.6 V) and VNEG (−13.3 to −12.1 V), and dual thermal shutdowns (175°C GaN junction, 185°C driver). Fault reporting uses dedicated push-pull outputs: FAULT (global), OC (overcurrent only), and TEMP (9 kHz PWM with duty-cycle-encoded temperature).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS Rating | 650 V maximum drain-source voltage; withstands 720 V surge during hard-switching - enables robust operation in 400 V bus telecom rectifiers and OBCs. |
| RDS(on) | 35 mΩ typical at 25°C; increases to 45 mΩ at 125°C - defines conduction loss in high-current DC/DC stages. |
| Slew Rate Range | 20–150 V/ns, set by RDRV-to-SOURCE resistor - allows EMI optimization and switching loss trade-off without layout changes. |
| Switching Frequency | Up to 2 MHz (derated below 9 V VDD)) - supports compact magnetics in high-power-density server PSUs. |
| Temperature Reporting | Digital PWM output (4.3–14 kHz) with duty cycle encoding die temperature (0.03% at 25°C → 82% at 150°C) - enables closed-loop thermal management without ADC. |
| Fault Response Time | <100 ns overcurrent detection and 65–100 ns short-circuit turn-off - prevents destructive energy accumulation during fault events. |
| Package | 12 mm × 12 mm VQFN (RQS, 52-pin) with top-side thermal pad - separates power loop (low inductance) from thermal path for efficient cooling. |
Pinout & Package
Top-side cooled 12 mm × 12 mm VQFN (RQS) package with 52 terminals; thermal pad internally connected to SOURCE and NC2 pins for low-impedance heat transfer. Electrical and thermal paths are physically decoupled to minimize power loop inductance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DRAIN (Pins 2–15) | GaN FET drain node | Main high-voltage power terminal; electrically tied to NC1 anchors; handles up to 55 A RMS current. |
| SOURCE (Pins 18–26, 28–39) | GaN FET source reference | Power return and ground reference for all internal circuitry; connected to thermal pad and NC2 anchors. |
| VNEG (Pins 40, 41) | Negative gate bias supply | Provides −14 V turn-off bias; requires 2.2 µF bypass capacitor to SOURCE for stable depletion-mode cutoff. |
| IN (Pin 45) | CMOS-compatible input | Non-inverting logic-level control (1.7–2.45 V threshold); drives internal driver directly - no external gate resistor needed. |
| RDRV (Pin 50) | Slew rate programming | Resistor-connected pin (0–500 kΩ to SOURCE) sets turn-on drive strength - selects 20/90/150 V/ns slew rates. |
| TEMP (Pin 49) | Digital temperature output | Push-pull PWM output (9 kHz nominal) with duty cycle proportional to junction temperature - enables analog-free thermal monitoring. |
| FAULT (Pin 46) | Global fault indicator | Asserts low on overtemperature, overcurrent, short-circuit, or UVLO - used for system-level shutdown coordination. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated gate driver + precision bias | Eliminates external driver IC and level shifter; ensures reliable GaN turn-on/off with zero reverse recovery charge. |
| Adjustable slew rate (20–150 V/ns) | Enables EMI compliance tuning and switching loss optimization per application without hardware change. |
| Cycle-by-cycle overcurrent protection | Responds in <100 ns and shuts off FET within 65–100 ns - prevents avalanche failure during fast-rising faults. |
| Digital temperature PWM output | Replaces analog sensor + ADC; provides absolute die temperature with ±5°C accuracy across −40°C to +150°C range. |
| AEC-Q100 Grade 1 qualification | Validated for automotive ambient (−40°C to +125°C) and junction (−40°C to +150°C) operation - suitable for OBC and wireless charging. |
Applications
| On-Board Charger (OBC) | Server Power Supply Unit (PSU) |
|---|---|
|
Use Scenario: Bidirectional 6.6 kW AC/DC + DC/DC stage in EV charging systems operating at 400 V bus. IC Role / Device Role / Timing Role: Primary high-side GaN switch in totem-pole PFC and isolated DC/DC LLC resonant converter. Use Value: 2 MHz capability reduces magnetic size; 30 mΩ RDS(on) cuts conduction loss; 720 V surge rating handles line transients without snubbers. |
Use Scenario: High-efficiency 3 kW single-phase server PSU with active clamp forward or LLC topology. IC Role / Device Role / Timing Role: Primary-side switching element in high-frequency primary stage, replacing Si MOSFETs. Use Value: Zero QRR eliminates body diode losses; low COSS (235 pF) improves soft-switching margin; top-side cooling simplifies heatsink integration. |
| Telecom Rectifier | Industrial DC/DC Converter |
|
Use Scenario: 48 V output, 3 kW telecom rectifier with 380 V DC input and high PF correction. IC Role / Device Role / Timing Role: Switching transistor in interleaved totem-pole PFC front-end and downstream isolated DC/DC. Use Value: Adjustable slew rate mitigates EMI in dense rack-mounted systems; AEC-Q100 reliability extends field lifetime beyond 10 years. |
Use Scenario: 48 V to 12 V/24 V isolated DC/DC for industrial PLCs and motor drives requiring high transient immunity. IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier or primary-side switch in flyback/forward topologies. Use Value: Digital temperature reporting enables predictive thermal derating; fault outputs interface directly with MCU GPIOs for fast system response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage GaN FET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMG3525R030RQ1 | Same 650 V/30 mΩ GaN die but with enhanced 100 V/ns fixed slew rate and improved 185°C driver thermal shutdown. | Targeted at higher-reliability traction inverters where consistent EMI profile is prioritized over tunability. | Select when fixed high-speed switching and extended driver thermal margin outweigh need for slew-rate adjustment. |
| GaN Systems GS66508T | 650 V/35 mΩ discrete GaN FET with separate gate driver required; no integrated protection or temperature reporting. | Suitable for custom driver designs where full control over gate timing and fault logic is needed. | Choose only if existing design already implements robust external driver, protection, and sensing - adds BOM and layout complexity. |
Compared with LMG3522R030QRQSRQ1, the LMG3525R030RQ1 offers tighter slew control and higher driver thermal resilience but sacrifices adjustability, while the GS66508T demands full external support infrastructure yet provides greater gate timing flexibility for specialized topologies.
Availability
LMG3522R030QRQSRQ1 is available at Aetrix Electronics and suitable for automotive on-board chargers, server power supplies, telecom rectifiers, and industrial DC/DC converters requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for LMG3522R030QRQSRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of automotive-grade product validation and manufacturing excellence.
The LMG3522R030QRQSRQ1 belongs to TI's automotive-qualified GaN power stage family, designed specifically to replace silicon MOSFETs in high-frequency, high-efficiency power conversion systems for electric vehicles and industrial infrastructure.
FAQ
What is the maximum safe operating voltage for LMG3522R030QRQSRQ1 during surge conditions?
The LMG3522R030QRQSRQ1 is rated for 720 V drain-source surge voltage during hard-switching events, as confirmed in Section 5.1 Absolute Maximum Ratings. This exceeds its 650 V steady-state VDS rating and enables robust operation in 400 V bus systems subject to IEC 61000-4-5 line surges. The device maintains functionality without latch-up or degradation under these transient conditions when operated within recommended thermal limits.
How does the RDRV pin adjust slew rate in LMG3522R030QRQSRQ1?
The RDRV pin on LMG3522R030QRQSRQ1 sets turn-on slew rate by configuring internal driver strength via an external resistor to SOURCE. A 0 Ω connection yields 150 V/ns, 300 kΩ yields ~90 V/ns, and open or >500 kΩ yields 20 V/ns - verified in Figure 5-4 and Table 5.5. This resistor-based control allows EMI tuning without modifying gate drive loop layout or adding external components.
Does LMG3522R030QRQSRQ1 support third-quadrant conduction, and how is it managed?
Yes, LMG3522R030QRQSRQ1 supports controlled third-quadrant (source-to-drain) conduction via intrinsic GaN channel enhancement when DRAIN voltage falls sufficiently negative relative to SOURCE. Section 7.3.1 defines this behavior and confirms VT(3rd) = ±0.15 V threshold. The device includes third-quadrant detection (VT(3rd)) and zero-current sensing (IT(ZC)) to enable ideal-diode mode in bridge configurations without external circuitry.
What thermal metrics define the cooling performance of LMG3522R030QRQSRQ1?
LMG3522R030QRQSRQ1 features RθJC(top) = 0.28 °C/W (junction-to-case, top surface), measured per JEDEC JESD51-2. Its top-side cooled VQFN package directs heat through the exposed thermal pad (internally tied to SOURCE and NC2) to an external heatsink, enabling high-power dissipation without relying on PCB copper area alone - critical for high-density OBC and PSU designs.
Can LMG3522R030QRQSRQ1 be used without the buck-boost converter (BBSW/VNEG)?
No - the LMG3522R030QRQSRQ1 requires the internal buck-boost converter to generate the −14 V VNEG bias for reliable depletion-mode GaN turn-off. Section 4 Pin Functions mandates connecting BBSW to SOURCE via a 3–10 µH inductor and VNEG to SOURCE via a 1–10 µF capacitor. Omitting this circuit results in incomplete channel cutoff and potential shoot-through or thermal runaway.
LMG3522R030QRQSRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 52-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- MOSFET
- Configuration:
- Half Bridge Inverter
- Current:
- 55 A
- Voltage:
- 650 V
- Voltage - Isolation:
- -
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
LMG3522R030QRQSRQ1 FAQ
1.How can I place an order for LMG3522R030QRQSRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LMG3522R030QRQSRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMG3522R030QRQSRQ1 reliable?
The price and inventory of LMG3522R030QRQSRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMG3522R030QRQSRQ1 is usually 5 days.
3.What payment methods are accepted for LMG3522R030QRQSRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMG3522R030QRQSRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMG3522R030QRQSRQ1?
LMG3522R030QRQSRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMG3522R030QRQSRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMG3522R030QRQSRQ1?
For technical support, including LMG3522R030QRQSRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMG3522R030QRQSRQ1 requirements.
6.How does Aetrix verify that LMG3522R030QRQSRQ1 is sourced from the original manufacturer or authorized distributors?
All LMG3522R030QRQSRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMG3522R030QRQSRQ1 meets industry standards.
7.What is the process for return or replacement of LMG3522R030QRQSRQ1?
All LMG3522R030QRQSRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LMG3522R030QRQSRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMG3522R030QRQSRQ1 part is unused and in its original packaging.
Return procedure for LMG3522R030QRQSRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMG3522R030QRQSRQ1 Tags
-
IGCM15F60GAXKMA1
Infineon Technologies

-
FSBB30CH60C
onsemi

-
LMG3522R030RQSR
Texas Instruments

-
LMG3522R030QRQSTQ1
Texas Instruments

-
IM828XCCXKMA1
Infineon Technologies

-
2SP0430T2A0C-FF1800R17IP5
Power Integrations
.jpg)
-
FBS-GAM02-P-C50
EPC Space, LLC

-
AOZ5507QI_2
Alpha & Omega Semiconductor Inc.

-
AOZ5517QI_2
Alpha & Omega Semiconductor Inc.

-
NV6117-RA
Navitas Semiconductor, Inc.

-
FDMF5062
onsemi
-
NV6127
Navitas Semiconductor, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
