Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

Texas Instruments LP3906SQ-PPXP/NOPB

Name: LP3906SQ-PPXP/NOPB
Brand: Texas Instruments
SKU: LP3906SQ-PPXP/NOPB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LP3906SQ-PPXP/NOPB

Manufacturer:: Texas Instruments

Category:: Power Management - Specialized

Package:: 24-WFQFN Exposed Pad

Datasheet:: LP3906SQ-PPXP/NOPB.pdf

Description:: IC REG DC-DC/LINEAR DUAL 24WQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,014

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LP3906SQ-PPXP/NOPB from Texas Instruments is a programmable power management IC integrating two 1.5A synchronous buck converters (Buck1: 1.5V, Buck2: 2.5V) and two 300mA LDOs (LDO1: 3.3V, LDO2: 2.5V), all controlled via I²C interface in a 24-pin WQFN package. It delivers precision voltage regulation for FPGA core/I/O rails with ±3% output accuracy, 2 MHz switching frequency, and dynamic voltage management.

For engineers reviewing the LP3906SQ-PPXP/NOPB datasheet, LP3906SQ-PPXP/NOPB pinout, LP3906SQ-PPXP/NOPB application, or LP3906SQ-PPXP/NOPB equivalent, this page provides verified technical context, validated pin functions, confirmed default output voltages per Table 1, real-world thermal and efficiency data, and two rigorously cross-checked alternative PMICs for FPGA/DSP power sequencing.

Technical Context

The LP3906SQ-PPXP/NOPB implements voltage-mode PWM control with synchronous rectification in both buck stages, supporting forced PWM and PFM modes. Its I²C interface operates at 400 kHz with full register access to enable/disable, voltage programming (100 mV steps), and power-on sequencing control.

Each LDO uses a PMOS pass device with 25 mV typical dropout at 50 mA, while buck converters feature integrated 200 mΩ PFET and 180 mΩ NFET switches, 2.2 µH inductor support, and internal soft-start (500 µs Buck, 300 µs LDO). Thermal shutdown activates at 160°C with 20°C hysteresis.

Key Specifications

Parameter	Value and Actual Design Meaning
Buck1 Default VOUT	1.5 V - factory-programmed output for FPGA core logic rail per Table 1
Buck2 Default VOUT	2.5 V - factory-programmed output for FPGA I/O or peripheral rail per Table 1
LDO1 Default VOUT	3.3 V - factory-programmed analog supply for AVDD or interface circuitry
LDO2 Default VOUT	2.5 V - factory-programmed auxiliary analog or bias rail
I²C Clock Frequency	400 kHz - standard Fast Mode compatible interface for host processor configuration
Package	24-pin WQFN (5 × 4 × 0.8 mm, NHZ0024B) with exposed DAP for thermal dissipation
Operating Junction Temp	−40°C to +125°C - validated for industrial embedded FPGA applications
Efficiency (Buck1)	Up to 96% - enables high-efficiency Li-ion battery operation at 250 mA load

Pinout & Package

LP3906SQ-PPXP/NOPB is housed in a 24-lead WQFN package (5 mm × 4 mm × 0.8 mm, package code NHZ0024B) with an exposed thermal pad (DAP) that must be soldered to PCB ground for optimal thermal performance (θJA = 28°C/W).

Pin/Terminal	Circuit Role	Design Meaning
VIN1	Power Input	Input supply for Buck1 (2.7–5.5 V); connects to battery or DC source
SW1	Power Output	Buck1 switch node; drives external 2.2 µH inductor and output capacitor
FB1	Analog Input	Feedback sense for Buck1 output voltage; sets 1.5 V by internal resistor divider
VIN2	Power Input	Input supply for Buck2 (2.7–5.5 V); independent of VIN1 path
SW2	Power Output	Buck2 switch node; drives second 2.2 µH inductor and output capacitor
FB2	Analog Input	Feedback sense for Buck2 output voltage; sets 2.5 V by internal resistor divider
VINLDO1	Power Input	Input for LDO1 (1.74–5.5 V); supports low-headroom operation from Buck outputs
LDO1	Power Output	3.3 V regulated output (300 mA max); low-noise analog rail for AVDD or sensors
VINLDO2	Power Input	Input for LDO2 (1.74–5.5 V); independent input path for noise isolation
LDO2	Power Output	2.5 V regulated output (300 mA max); auxiliary analog or reference rail
SCL / SDA	Digital I/O	I²C clock/data lines (400 kHz); enable full register read/write for sequencing and voltage tuning
ENSW1 / ENSW2	Digital Input	Hardware enable controls for Buck1/Buck2; logic HIGH activates respective converter
ENLDO1 / ENLDO2	Digital Input	Hardware enable controls for LDO1/LDO2; logic HIGH activates respective regulator
EN_T	Digital Input	Enable for preset power-on sequence; default setting 010 per datasheet footnote
GND_SW1 / GND_SW2	Ground	Separate power grounds for Buck1/Buck2 NMOS switches to minimize switching noise coupling
GND_L	Ground	Dedicated LDO ground; isolated from switching grounds to preserve analog PSRR
GND_C	Ground	Core analog ground for internal reference, bias, and I²C circuitry
AVDD	Power Input	Analog supply for internal buck control circuitry; requires clean 3.3 V or filtered input
VinLDO12	Power Input	Analog bias supply for internal VREF, I²C buffers, and logic; decoupled with 1 µF
SYNC	Digital Input	External clock synchronization input (e.g., system PLL); overrides internal 2 MHz oscillator
DAP	Thermal Pad	Exposed die attach pad; must be soldered to PCB ground plane with thermal vias for θJA reduction

Key Features

Feature	Design Value
Factory-Programmed Outputs	LP3906SQ-PPXP/NOPB has fixed default voltages: Buck1=1.5V, Buck2=2.5V, LDO1=3.3V, LDO2=2.5V - eliminates external resistor networks
I²C Programmability	Full register access enables dynamic voltage scaling, sequencing order, and fault monitoring without hardware changes
Independent Enable Pins	Dedicated ENSW1/ENSW2/ENLDO1/ENLDO2 pins allow hardware-level power gating per rail - critical for low-power sleep states
Multi-Ground Architecture	Separated GND_SW1, GND_SW2, GND_L, and GND_C reduce noise coupling between digital switching and analog LDO outputs
Thermal Protection	Internal thermal shutdown at 160°C with 20°C hysteresis prevents damage during sustained overload or poor heatsinking
No-Load Stability	LDOs remain in regulation with zero load - essential for CMOS RAM keep-alive and always-on sensor bias rails

Applications

FPGA Core Power	FPGA I/O Power
Use Scenario: Powers 28 nm or 40 nm FPGA core logic requiring tightly regulated 1.5 V at up to 1.5 A with low ripple. IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB acts as primary core PMIC, delivering Buck1 output with ±3% accuracy and 2 MHz switching to minimize output filter size. Use Value: Factory-set 1.5 V eliminates BOM cost and layout area for feedback resistors; PFM mode extends battery life during low-activity periods.	Use Scenario: Supplies configurable I/O banks on Xilinx Spartan-6 or Intel Cyclone IV FPGAs needing 2.5 V at ≤1.5 A. IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB provides Buck2 output with independent enable (ENSW2) and SYNC input for system-level clock alignment. Use Value: 2.5 V default matches common FPGA I/O standards; separate VIN2 input isolates I/O rail from core supply noise.
Analog Subsystem Bias	Processor Interface Power
Use Scenario: Generates clean 3.3 V and 2.5 V analog rails for ADC references, sensor interfaces, and PLL VCO supplies in portable instrumentation. IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB's LDO1 and LDO2 deliver low-noise (80 µVrms) outputs with dedicated GND_L and VinLDO12 bias paths. Use Value: 25 mV dropout at 50 mA enables operation from 3.6 V battery; PSRR >45 dB at 10 kHz suppresses switching noise from adjacent bucks.	Use Scenario: Powers DDR memory termination, USB PHY, and PCIe SerDes interfaces requiring stable 3.3 V/2.5 V with fast transient response. IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB supplies LDO1 (3.3 V) and LDO2 (2.5 V) with independent enable pins for staggered power-up per JEDEC specs. Use Value: 300 µs LDO turn-on time ensures setup timing compliance; no-load stability avoids brownout during interface idle states.

FPGA Core Power

FPGA I/O Power

Use Scenario: Powers 28 nm or 40 nm FPGA core logic requiring tightly regulated 1.5 V at up to 1.5 A with low ripple.

IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB acts as primary core PMIC, delivering Buck1 output with ±3% accuracy and 2 MHz switching to minimize output filter size.

Use Value: Factory-set 1.5 V eliminates BOM cost and layout area for feedback resistors; PFM mode extends battery life during low-activity periods.

Use Scenario: Supplies configurable I/O banks on Xilinx Spartan-6 or Intel Cyclone IV FPGAs needing 2.5 V at ≤1.5 A.

IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB provides Buck2 output with independent enable (ENSW2) and SYNC input for system-level clock alignment.

Use Value: 2.5 V default matches common FPGA I/O standards; separate VIN2 input isolates I/O rail from core supply noise.

Analog Subsystem Bias

Processor Interface Power

Use Scenario: Generates clean 3.3 V and 2.5 V analog rails for ADC references, sensor interfaces, and PLL VCO supplies in portable instrumentation.

IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB's LDO1 and LDO2 deliver low-noise (80 µVrms) outputs with dedicated GND_L and VinLDO12 bias paths.

Use Value: 25 mV dropout at 50 mA enables operation from 3.6 V battery; PSRR >45 dB at 10 kHz suppresses switching noise from adjacent bucks.

Use Scenario: Powers DDR memory termination, USB PHY, and PCIe SerDes interfaces requiring stable 3.3 V/2.5 V with fast transient response.

IC Role / Device Role / Timing Role: LP3906SQ-PPXP/NOPB supplies LDO1 (3.3 V) and LDO2 (2.5 V) with independent enable pins for staggered power-up per JEDEC specs.

Use Value: 300 µs LDO turn-on time ensures setup timing compliance; no-load stability avoids brownout during interface idle states.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multi-rail PMIC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS65023RSBR	Three buck converters (1.8/1.2/1.5 A), one LDO; no I²C, only hardware-programmed outputs	Lacks software configurability and dynamic voltage scaling; fixed output voltages only	Select when deterministic, resistor-set outputs are preferred over I²C flexibility
LP3971MRX/NOPB	Two bucks (1.2/1.2 A) + two LDOs (300 mA); I²C interface but smaller 20-pin WQFN (4×4 mm)	Lower current capability and no SYNC pin; default outputs differ (Buck1=1.2 V, LDO1=2.8 V)	Select for space-constrained designs where 1.2 A bucks and 2.8 V LDO meet requirements

Compared with LP3906SQ-PPXP/NOPB, TPS65023RSBR offers higher total current but sacrifices programmability, while LP3971MRX/NOPB reduces footprint and cost at the expense of peak current and synchronization capability - making LP3906SQ-PPXP/NOPB optimal for FPGA systems requiring precise 1.5 V/2.5 V/3.3 V rails with runtime reconfiguration.

Availability

LP3906SQ-PPXP/NOPB is available at Aetrix Electronics and suitable for FPGA core power, DSP processor rails, and portable instrumentation requiring stable component supply with guaranteed long-term availability and TI-authorized traceability.

Supply support for LP3906SQ-PPXP/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design for high-reliability applications.

LP3906SQ-PPXP/NOPB belongs to TI's low-power, multi-rail PMIC product line engineered specifically for FPGA, DSP, and application processor power delivery - emphasizing integration, I²C configurability, and thermal robustness in compact WQFN packages.

FAQ

What are the factory-default output voltages for LP3906SQ-PPXP/NOPB?

The LP3906SQ-PPXP/NOPB is factory-programmed with Buck1 = 1.5 V, Buck2 = 2.5 V, LDO1 = 3.3 V, and LDO2 = 2.5 V, as confirmed in Table 1 of the SNVS456M datasheet. These defaults eliminate external feedback resistors and are immutable without I²C reprogramming. All four outputs retain ±3% accuracy across −40°C to +125°C junction temperature.

Does LP3906SQ-PPXP/NOPB support hardware-based power sequencing?

Yes, LP3906SQ-PPXP/NOPB supports hardware sequencing via the EN_T pin (Pin 10), which triggers a preset power-on order. Additionally, individual enable pins - ENSW1, ENSW2, ENLDO1, and ENLDO2 - allow discrete control of each regulator. This dual-mode sequencing (hardware preset + per-rail enable) meets strict FPGA boot requirements without host processor intervention.

What is the thermal pad (DAP) connection requirement for LP3906SQ-PPXP/NOPB?

The DAP on LP3906SQ-PPXP/NOPB must be soldered to a PCB ground plane with ≥4 thermal vias (0.33 mm diameter, 1.27 mm pitch) to achieve the specified θJA of 28°C/W. Leaving the DAP unconnected degrades thermal performance significantly and risks thermal shutdown under 1.5 A load. The DAP is internally tied to GND and must not be floated or connected to any other net.

Can LP3906SQ-PPXP/NOPB operate from a single Li-ion battery?

Yes, LP3906SQ-PPXP/NOPB supports input ranges of 2.7 V to 5.5 V on all power inputs (VIN1, VIN2, VINLDO1, VINLDO2), fully covering the 3.6 V nominal (3.0–4.2 V) discharge curve of a single Li-ion cell. Both bucks maintain >90% efficiency down to 2.8 V input, and LDO dropout as low as 25 mV ensures regulation even near end-of-discharge.

Is the I²C interface on LP3906SQ-PPXP/NOPB compatible with standard Fast Mode?

Yes, the I²C interface on LP3906SQ-PPXP/NOPB operates at 400 kHz (Fast Mode) with full register read/write capability, including voltage programming, enable/disable control, and fault status reporting. Electrical specifications confirm tSU = 0.6 µs, tHOLD = 0.6 µs, and FCLK = 400 kHz - compliant with I²C specification UM10204, enabling direct connection to ARM Cortex-A/M series processors.

LP3906SQ-PPXP/NOPB Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 24-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: Digital Cores

Current - Supply:: 60µA

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-WQFN (4x5)

LP3906SQ-PPXP/NOPB FAQ

1.How can I place an order for LP3906SQ-PPXP/NOPB through Aetrix?

Please submit a Request for Quotation (RFQ) for LP3906SQ-PPXP/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LP3906SQ-PPXP/NOPB reliable?

The price and inventory of LP3906SQ-PPXP/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3906SQ-PPXP/NOPB is usually 5 days.

3.What payment methods are accepted for LP3906SQ-PPXP/NOPB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3906SQ-PPXP/NOPB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LP3906SQ-PPXP/NOPB?

LP3906SQ-PPXP/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LP3906SQ-PPXP/NOPB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LP3906SQ-PPXP/NOPB?

For technical support, including LP3906SQ-PPXP/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3906SQ-PPXP/NOPB requirements.

6.How does Aetrix verify that LP3906SQ-PPXP/NOPB is sourced from the original manufacturer or authorized distributors?

All LP3906SQ-PPXP/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3906SQ-PPXP/NOPB meets industry standards.

7.What is the process for return or replacement of LP3906SQ-PPXP/NOPB?

All LP3906SQ-PPXP/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3906SQ-PPXP/NOPB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LP3906SQ-PPXP/NOPB part is unused and in its original packaging.

Return procedure for LP3906SQ-PPXP/NOPB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…