Texas Instruments LP3923TLX/NOPB
- Part No.:
- LP3923TLX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 30-WFBGA
- Datasheet:
-
LP3923TLX/NOPB.pdf
- Description:
- PMU+CHGR+8 LDO+1 BUCK 30USMD
- Quantity:
- Payment:

- Shipping:

Inventory:3,388
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3923TLX/NOPB from Texas Instruments is a fully integrated cellular phone power management unit (PMU) combining an I²C-programmable Li-ion battery charger, one 700 mA synchronous buck regulator, and eight low-noise LDOs-including two LILO-type regulators-within a single 30-bump DSBGA package. It delivers regulated power to baseband processor domains (CORE, FLASH), RF sections (RX/TX, TCXO), peripherals, and vibrator in CDMA handsets.
For engineers reviewing the LP3923TLX/NOPB datasheet, LP3923TLX/NOPB pinout, LP3923TLX/NOPB application, or LP3923TLX/NOPB equivalent, this device supports precise voltage sequencing via I²C control, thermal-regulated charging up to 1200 mA, sub-10 µV RMS noise on A-type LDOs, and programmable startup behavior for system-level power integrity.
Technical Context
The LP3923TLX/NOPB integrates a linear Li-ion charger with integrated FET, reverse-current blocking diode, and 28 V OVP protection, operating from 4.5–6.8 V input. Charging current is digitally programmable in 50 mA steps from 50 mA to 1200 mA, with configurable termination voltages (4.1 V/4.2 V/4.3 V/4.4 V) and maintenance restart thresholds.
Its buck regulator operates in auto PFM/PWM mode at 2 MHz, delivering up to 700 mA with external feedback resistors setting output voltage (default 1.8 V). Eight LDOs include two LILO regulators (LDO1/LDO2) whose input source (VBATT or VBUCK) and default output voltage (3.0 V or 1.8 V) are selected by the SEL pin, enabling flexible pre-regulation architecture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Charging Current Range | 50 mA to 1200 mA in 50 mA steps; enables precise battery charge rate tuning for thermal and runtime optimization |
| Buck Output Current | 700 mA typical; sufficient to supply LDO1/LDO2 or serve as a primary digital rail |
| LDO Dropout Voltage | 60 mV (LDO4 @ 80 mA), 100–135 mV (LDO5–LDO7/LDO1–LDO3 @ rated load); ensures stable regulation under low VIN conditions |
| Output Noise (A-type LDOs) | 10 µVRMS (10 Hz–100 kHz); critical for powering sensitive RF and analog circuits like TCXO and RX/TX blocks |
| I²C Interface | Standard-mode compatible (100 kHz); allows dynamic enable/disable, voltage programming, and status readback of all regulators and charger |
| Package | 30-bump, 3.0 mm × 2.5 mm DSBGA; ultra-compact footprint optimized for space-constrained mobile handset PCBs |
| Thermal Protection | Thermal shutdown with early warning alarm; prevents damage during high-power charging or regulator overload |
Pinout & Package
The LP3923TLX/NOPB uses a 30-bump, 3.0 mm × 2.5 mm DSBGA package with 0.4 mm pitch and bottom-side ball layout. Pin functions are validated per TI SNVS567B datasheet Rev. May 2013.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LDO1–LDO8 | Analog outputs | Eight regulated voltage rails: 300 mA (LDO1–LDO3), 80 mA (LDO4), 150 mA (LDO5–LDO8); support independent enable/control |
| VIN1/VIN2/VINB | Power inputs | VIN1 powers LDO1/LDO2; VIN2 powers LDO3–LDO8; VINB supplies buck regulator; each has dedicated input path |
| SEL | Digital input | Selects LDO1/LDO2 input source: GND = VBATT (3.0 V output), VBATT = VBUCK (1.8 V output); defines LILO operation mode |
| SDA/SCL | I²C interface | Open-drain data (SDA) and clock (SCL) pins with internal pull-down; require external 1.5 kΩ pull-ups for bus compliance |
| IMON | Analog monitor | Analog voltage proportional to charging current; enables real-time battery charge state monitoring without sense resistor |
| ACOK_N | Digital output | Active-low indicator signaling valid AC adapter input (CHG_IN > VBATT + 150 mV); used for system power-source arbitration |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Li-ion charger with 28 V OVP | Eliminates need for external overvoltage protection circuitry; withstands transient surges from USB/AC adapters |
| Two LILO LDOs (LDO1/LDO2) | Enables efficient dual-path power architecture: direct battery supply (3.0 V) or buck-derived supply (1.8 V) based on SEL pin state |
| A-type LDOs with 10 µVRMS noise | Meets stringent RF section requirements (e.g., TCXO, RX/TX) where supply noise directly impacts signal integrity |
| Auto PFM/PWM buck mode switching | Maintains >88% efficiency at 5 mA load (PFM) and >90% at 300 mA (PWM); extends battery life across usage profiles |
| 30-bump DSBGA package | Reduces board area vs. QFN alternatives while supporting fine-pitch routing for high-density mobile PCBs |
Applications
| Baseband Processor Power | RF Front-End Supply |
|---|---|
Use Scenario: Powering core logic, memory, and flash subsystems of a CDMA baseband processor requiring multiple independent, sequenced voltage rails. IC Role / Device Role / Timing Role: LP3923TLX/NOPB acts as the central PMU, delivering 1.8 V/3.0 V CORE/FLASH rails via LDO1–LDO4 with I²C-controlled startup timing. Use Value: Eliminates discrete LDOs and sequencing ICs; reduces BOM count and improves power-up reliability through programmable enable order. | Use Scenario: Supplying low-noise bias to TCXO, RX, and TX modules in a cellular transceiver chain. IC Role / Device Role / Timing Role: LP3923TLX/NOPB provides 3.0 V @ 80 mA (TCXO_EN), 3.0 V @ 150 mA (RX_EN), and 3.0 V @ 150 mA (TX_EN) with <10 µVRMS noise. Use Value: Prevents phase noise degradation and EVM drift in RF paths by meeting strict analog supply noise specifications. |
| Li-ion Battery Charging | Vibrator & Peripheral Power |
Use Scenario: Managing full-charge cycle (pre-charge, CC, CV, maintenance) for single-cell Li-ion batteries in handheld devices. IC Role / Device Role / Timing Role: LP3923TLX/NOPB integrates charger FET, current sensing, thermal regulation, and 28 V OVP-acting as complete charge controller. Use Value: Reduces external component count by >5 parts vs. discrete charger solutions; enables accurate end-of-charge detection via IMON and programmable C-ratio. | Use Scenario: Delivering controlled power to haptic feedback (vibrator) and general-purpose peripherals (GP) in mobile handsets. IC Role / Device Role / Timing Role: LP3923TLX/NOPB supplies 3.0 V @ 150 mA to vibrator (LDO8) and GP (LDO7) with independent enable via I²C or hardwired control. Use Value: Enables software-triggered haptics and peripheral activation without CPU GPIO overhead or additional driver ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management unit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Three buck converters + six LDOs; no integrated Li-ion charger; I²C interface; 48-pin QFN | Requires external charger IC; better suited for systems needing multiple high-current DC-DC rails over battery charging | Choose when primary need is multi-rail DC-DC conversion without charging, and board space permits larger QFN package |
| BQ24075RGTR | Dedicated standalone Li-ion charger only; no LDOs or buck regulator; 16-pin QFN | Provides higher charge current (1.5 A) and more advanced safety features but zero voltage regulation capability | Choose when charging functionality must be isolated from PMU duties, or when existing PMU lacks charger integration |
Compared with TPS65023RSBR and BQ24075RGTR, the LP3923TLX/NOPB uniquely consolidates charger, buck, and eight LDOs in one die-reducing total solution size and inter-IC communication complexity for compact CDMA handset designs.
Availability
LP3923TLX/NOPB is available at Aetrix Electronics and suitable for cellular handset design, battery-powered portable instrumentation, and embedded wireless modules requiring stable component supply, long-term lifecycle support, and qualified automotive-grade alternatives.
Supply support for LP3923TLX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in mobile and battery-powered system solutions.
The LP3923TLX/NOPB belongs to TI's Cellular Power Management Unit product line, designed specifically to consolidate charging, DC-DC conversion, and multi-rail LDO regulation into a single chip for CDMA and early 3G handset platforms.
FAQ
What is the maximum charging current supported by the LP3923TLX/NOPB?
The LP3923TLX/NOPB supports a programmable charging current range from 50 mA to 1200 mA in 50 mA increments. This is achieved via I²C register configuration, with default CC mode current set to 400 mA. The device includes thermal regulation to dynamically limit current if junction temperature exceeds safe thresholds, ensuring reliable operation across ambient conditions. The LP3923TLX/NOPB also provides an analog IMON output for real-time current monitoring without external sense resistors.
How does the SEL pin affect LDO1 and LDO2 operation in the LP3923TLX/NOPB?
The SEL pin on the LP3923TLX/NOPB determines the input source and default output voltage for LDO1 and LDO2. When SEL = GND, LDO1/LDO2 draw from VBATT and output 3.0 V; when SEL = VBATT, they draw from the buck regulator output (VBUCK) and output 1.8 V. This configures them as LILO (low-input, low-output) regulators, enabling efficient pre-regulation for noise-sensitive loads. The LP3923TLX/NOPB datasheet confirms this behavior applies to both LP3923TL/X and LP3923TL/X-VI variants.
What is the noise performance of the A-type LDOs in the LP3923TLX/NOPB?
The A-type LDOs (LDO4, LDO5, LDO6, LDO7) in the LP3923TLX/NOPB deliver 10 µVRMS output noise over 10 Hz–100 kHz, measured with 1 µF output capacitance. This low-noise performance is explicitly specified in the electrical characteristics tables for these regulators and makes them suitable for powering RF components such as TCXOs, RX, and TX circuits where supply-induced phase noise or EVM degradation must be minimized. The LP3923TLX/NOPB achieves this via optimized internal compensation and PSRR exceeding 75 dB at 10 kHz.
Does the LP3923TLX/NOPB support automatic power mode switching for its buck regulator?
Yes, the LP3923TLX/NOPB buck regulator features automatic PFM/PWM mode switching. At light loads (<~50 mA), it enters high-efficiency PFM mode (88% typical efficiency at 5 mA); at heavier loads, it transitions seamlessly to PWM mode (90% typical at 300 mA). This behavior is fully internal and requires no external control-only the external feedback resistors (e.g., RFB1 = 390 kΩ, RFB2 = 150 kΩ) set the nominal output voltage. The LP3923TLX/NOPB maintains regulation accuracy within ±3% across both modes.
What package type and dimensions does the LP3923TLX/NOPB use?
The LP3923TLX/NOPB uses a 30-bump, 3.0 mm × 2.5 mm DSBGA (Die Size Ball Grid Array) package with 0.4 mm ball pitch and bottom-side terminations. This ultra-compact, near-chip-scale package is optimized for space-constrained mobile applications and is documented in TI's SNVS567B datasheet. The LP3923TLX/NOPB thermal resistance (θJA) is 39°C/W on a JEDEC-standard PCB, supporting thermal management in dense handset layouts without requiring large copper pours.
LP3923TLX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 30-WFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- Cellular, CDMA Handset
- Current - Supply:
- -
- Voltage - Supply:
- 3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 30-DSBGA
LP3923TLX/NOPB FAQ
1.How can I place an order for LP3923TLX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3923TLX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3923TLX/NOPB reliable?
The price and inventory of LP3923TLX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3923TLX/NOPB is usually 5 days.
3.What payment methods are accepted for LP3923TLX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3923TLX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3923TLX/NOPB?
LP3923TLX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3923TLX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3923TLX/NOPB?
For technical support, including LP3923TLX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3923TLX/NOPB requirements.
6.How does Aetrix verify that LP3923TLX/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3923TLX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3923TLX/NOPB meets industry standards.
7.What is the process for return or replacement of LP3923TLX/NOPB?
All LP3923TLX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3923TLX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3923TLX/NOPB part is unused and in its original packaging.
Return procedure for LP3923TLX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3923TLX/NOPB Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

