STMicroelectronics LSM6DSV16BTR
- Part No.:
- LSM6DSV16BTR
- Manufacturer:
- STMicroelectronics
- Category:
- IMUs (Inertial Measurement Units)
- Package:
- 14-WFLGA
- Datasheet:
-
LSM6DSV16BTR.pdf
- Description:
- INEMO INERTIAL MODULE: 3D ACCELE
- Quantity:
- Payment:

- Shipping:

Inventory:9,644
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LSM6DSV16BTR from STMicroelectronics is a 6-axis inertial measurement unit (IMU) integrating a 3-axis digital accelerometer and 3-axis digital gyroscope in a single LGA-14 package (2.5 × 3.0 × 0.71 mm), featuring dual-channel processing for motion tracking (UI, head tracking, gaming) and bone-conduction audio acceleration (TDM interface at 8/16 kHz), with ±16 g / ±4000 dps full scale, 0.95 mA combo high-performance mode current, and embedded sensor fusion low-power (SFLP) algorithm.
For engineers reviewing the LSM6DSV16BTR datasheet, LSM6DSV16BTR pinout, LSM6DSV16BTR application, or LSM6DSV16BTR equivalent, key selection considerations include TDM slave support for hearables, dual-channel independent ODR/FS configuration, hardware finite state machine (FSM) for gesture offloading, adaptive self-configuration (ASC), and 4.5 KB smart FIFO with timestamping and compression.
Technical Context
The LSM6DSV16BTR implements two physically and functionally separated signal paths: Channel 1 processes standard motion data (accelerometer + gyroscope) via I²C/SPI/MIPI I3C® with independent ODRs up to 7.68 kHz and configurable full scales; Channel 2 handles audio-grade acceleration (≥1 kHz bandwidth, 20 µg/√Hz noise) exclusively through the TDM interface at fixed 8 kHz or 16 kHz sample rates, enabling simultaneous bone conduction and motion sensing without cross-interference.
Its embedded processing blocks-eight independent finite state machines (FSM), pedometer/tilt/significant motion detectors, and sensor fusion low-power (SFLP) engine-execute in dedicated ultralow-power domains, with ASC enabling real-time register reconfiguration triggered by FSM output, and SFLP delivering game rotation vector (0.5° static yaw accuracy) using only on-chip accelerometer and gyroscope data.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 1.71–3.6 V analog; 1.08–3.6 V independent IO supply enables direct interfacing with 1.2 V/1.8 V/3.3 V host processors |
| Combo HP mode current | 0.95 mA - enables concurrent motion tracking (UI/head tracking) and TDM audio acceleration with always-on capability |
| Accelerometer noise density | 20 µg/√Hz (TDM channel) - supports high-fidelity bone conduction vibration detection above 1 kHz |
| Gyroscope noise density | 3.5 mdps/√Hz - ensures stable angular rate measurement for precise 3D head tracking in AR/VR |
| FIFO capacity | 4.5 KB with dynamic allocation and compression - reduces host polling frequency and system-level power consumption |
| Sensor fusion accuracy | 0.5° static yaw error over 5 minutes - enables reliable orientation stabilization for hearable spatial audio rendering |
| Embedded FSM rate | 960 Hz processing - allows real-time gesture recognition (glance, shake, wrist tilt) without host CPU involvement |
Pinout & Package
LSM6DSV16BTR uses a 14-pin land grid array (LGA) package measuring 2.5 mm × 3.0 mm × 0.71 mm, optimized for space-constrained TWS earbuds and wearables. Pin functions support dual operational modes: Mode 1 enables I²C/SPI/I3C® communication only; Mode 2 adds TDM interface (TDMout, BCLK, WCLK) alongside primary serial interface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SDO/SA0 | Serial data output / I²C address LSB | Configures device address in I²C mode; outputs SPI data in 4-wire mode - enables multi-device bus sharing |
| 2 TDMout | TDM serial data output | Delivers 24-bit audio-acceleration samples at 8/16 kHz - dedicated path for bone conduction signal processing |
| 3 BCLK | TDM bit clock input | Drives TDM frame timing - synchronizes audio-acceleration sampling with codec clock domain |
| 4 INT1 | Programmable interrupt output | Signals motion events (6D orientation, click, significant motion) - enables wake-from-sleep and context-aware UI triggers |
| 5 Vdd_IO | I/O power supply | Independent voltage rail decoupled from core Vdd - permits mixed-voltage system integration without level shifters |
| 10 INT2 | Secondary programmable interrupt | Offloads second event stream (e.g., FSM completion, pedometer overflow) - reduces host interrupt latency and firmware complexity |
| 11 WCLK | TDM word clock input | Defines TDM frame boundaries - aligns accelerometer sample timing with audio frame structure for synchronized playback |
| 12 CS | Interface mode select | High = I²C/I3C®/SPI idle; Low = SPI active - enables seamless protocol switching during runtime |
| 13 SCL | I²C/I3C® clock or SPI clock | Dual-role pin - eliminates need for separate clock lines in compact PCB layouts |
| 14 SDA | I²C/I3C® data or SPI data I/O | Shared serial data line - supports both bidirectional I²C and unidirectional SPI with 3-/4-wire flexibility |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel architecture | Separate hardware paths for motion tracking (I²C/SPI) and bone conduction (TDM) - eliminates software time-division multiplexing and guarantees deterministic latency |
| Embedded finite state machine (FSM) | Eight independent, user-programmable FSMs running at 960 Hz - offloads gesture recognition (glance, double-shake) from application processor to reduce system power by >30% |
| Adaptive self-configuration (ASC) | FSM-triggered automatic register rewrites - enables dynamic sensor reconfiguration (e.g., ODR/FS change) without host intervention during activity transitions |
| Audio-optimized accelerometer | Flat frequency response >1 kHz and 20 µg/√Hz noise floor - captures high-frequency bone conduction vibrations essential for speech enhancement in TWS earbuds |
| Smart FIFO with timestamping | 4.5 KB buffer with lossless compression and per-sample timestamps - enables accurate motion-event correlation across asynchronous interfaces (TDM + I²C) |
Applications
| True Wireless Stereo (TWS) Earbuds | AR/VR Head-Mounted Displays |
|---|---|
Use Scenario: Real-time bone conduction vibration sensing during voice calls in compact earbud form factor. IC Role / Device Role / Timing Role: Dual-channel IMU providing TDM-sampled audio acceleration (Channel 2) and motion-corrected orientation (Channel 1) simultaneously. Use Value: Enables speech enhancement via vibration-based voice pickup while maintaining head-tracking stability using gyroscope data - no shared resource contention between audio and motion paths. | Use Scenario: Low-latency 3D head pose estimation for spatial audio rendering and virtual object anchoring. IC Role / Device Role / Timing Role: High-bandwidth (7.68 kHz) motion sensor feeding SFLP algorithm to generate game rotation vector with 0.5° static yaw accuracy. Use Value: Delivers sub-degree orientation stability within 0.7 seconds of power-on - critical for minimizing motion-to-photon latency in immersive VR experiences. |
| Smart Fitness Wearables | Hearable-Based Health Monitoring |
Use Scenario: All-day step counting and activity classification in wrist-worn devices with battery life >7 days. IC Role / Device Role / Timing Role: Pedometer algorithm executing continuously at 30 Hz in ultralow-power domain, independent of host CPU state. Use Value: Achieves >95% step count accuracy across walking/running while consuming only 17 µA in LPM1 mode - extends battery life without compromising motion fidelity. | Use Scenario: Fall detection and post-fall activity monitoring using combined motion and acoustic vibration analysis. IC Role / Device Role / Timing Role: Simultaneous detection of impact shock (accelerometer) and body-surface vibration signature (TDM channel) for multi-modal event validation. Use Value: Reduces false positives by requiring correlated acceleration and vibration thresholds - improves reliability of emergency alerts in elderly care applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 6-axis IMU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LSM6DSRTR | No TDM interface; 2.5 kB FIFO; lacks ASC and SFLP; 0.65 mA HP mode current | Supports basic motion UI but cannot process bone conduction audio acceleration | Select when TWS audio acceleration is not required and cost optimization is prioritized |
| BMI088 | Discrete accelerometer + gyroscope pair; no embedded FSM/SFLP; 1.2 mA combined current; larger 2.5 × 3.0 × 0.95 mm package | Requires external sensor fusion; higher PCB area and power; no hardware pedometer or tilt detection | Select when maximum flexibility in sensor selection and calibration is needed over integrated features |
Compared with LSM6DSRTR and BMI088, the LSM6DSV16BTR uniquely integrates TDM audio acceleration, ASC-driven dynamic reconfiguration, and SFLP-based orientation estimation in a single 2.5 × 3.0 mm package - making it the only solution capable of concurrent high-fidelity bone conduction and low-latency head tracking in ultra-compact hearables.
Availability
LSM6DSV16BTR is available at Aetrix Electronics and suitable for true wireless stereo (TWS) earbuds, AR/VR head-mounted displays, and smart fitness wearables requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LSM6DSV16BTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, sensors, power ICs, and automotive chips with vertical fabrication capabilities and broad industrial certification coverage.
The LSM6DSV16BTR belongs to ST's "iNEMO" family of intelligent inertial modules, engineered specifically for hearable and wearable systems requiring simultaneous motion awareness and audio-grade vibration sensing in sub-3 mm footprints.
FAQ
What interfaces does the LSM6DSV16BTR support, and how are they configured?
The LSM6DSV16BTR supports I²C, SPI (3- and 4-wire), MIPI I3C®, and TDM interfaces. Configuration is determined by the CS pin state and internal register settings: CS = high enables I²C/I3C®/SPI idle mode; CS = low selects SPI active mode. TDM pins (TDMout, BCLK, WCLK) are active only in Mode 2, where they operate concurrently with the primary serial interface - no software arbitration is required.
How does the dual-channel architecture improve performance in TWS applications?
The dual-channel architecture isolates bone conduction acceleration (Channel 2, TDM-only) from motion tracking data (Channel 1, I²C/SPI), eliminating software time-slicing and ensuring deterministic latency for both functions. This allows simultaneous 16 kHz vibration sampling for speech enhancement and 7.68 kHz gyroscope updates for head tracking - critical for real-time spatial audio rendering without jitter or dropouts.
What is the role of the embedded finite state machine (FSM), and what is its maximum update rate?
The embedded FSM executes user-defined motion pattern recognition (e.g., glance gestures, wrist tilt) directly on the sensor die at up to 960 Hz, using raw accelerometer and gyroscope data as inputs. Each of the eight independent FSMs has dedicated memory and can trigger interrupts upon reaching an end state - enabling consistent, low-power gesture detection without host CPU involvement or firmware overhead.
Does the LSM6DSV16BTR include temperature compensation, and how is it implemented?
Yes - the LSM6DSV16BTR integrates a calibrated on-die temperature sensor with 16-bit ADC resolution, 60 Hz refresh rate, and ±15°C offset tolerance. Temperature data is used internally for automatic sensitivity and offset compensation of both accelerometer and gyroscope outputs, and is also accessible via register read for host-side thermal drift correction in precision motion applications.
LSM6DSV16BTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 14-WFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Sensor Type:
- Accelerometer, Gyroscope, Temperature, 6 Axis
- Output Type:
- I2C, I3C, SPI
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-LGA (2.5x3)
- Mounting Type:
- Surface Mount
LSM6DSV16BTR FAQ
1.How can I place an order for LSM6DSV16BTR through Aetrix?
Please submit a Request for Quotation (RFQ) for LSM6DSV16BTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LSM6DSV16BTR reliable?
The price and inventory of LSM6DSV16BTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LSM6DSV16BTR is usually 5 days.
3.What payment methods are accepted for LSM6DSV16BTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LSM6DSV16BTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LSM6DSV16BTR?
LSM6DSV16BTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LSM6DSV16BTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LSM6DSV16BTR?
For technical support, including LSM6DSV16BTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LSM6DSV16BTR requirements.
6.How does Aetrix verify that LSM6DSV16BTR is sourced from the original manufacturer or authorized distributors?
All LSM6DSV16BTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LSM6DSV16BTR meets industry standards.
7.What is the process for return or replacement of LSM6DSV16BTR?
All LSM6DSV16BTR units undergo pre-shipment inspection (PSI). If there is an issue with LSM6DSV16BTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LSM6DSV16BTR part is unused and in its original packaging.
Return procedure for LSM6DSV16BTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LSM6DSV16BTR Tags

-
BMI323
Bosch Sensortec

-
ICM-42670-P
TDK InvenSense

-
ICM-42605
TDK InvenSense

-
LSM6DSO32TR
STMicroelectronics

-
LSM6DSOTR
STMicroelectronics

-
LSM6DSVTR
STMicroelectronics

-
LSM6DSRTR
STMicroelectronics

-
BMI270
Bosch Sensortec

-
LSM6DSOXTR
STMicroelectronics

-
LSM6DSV16XTR
STMicroelectronics

-
LSM6DSO16ISTR
STMicroelectronics

-
LSM303AGRTR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
