Analog Devices Inc. LT1160CS#PBF
- Part No.:
- LT1160CS#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LT1160CS#PBF.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,783
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1160CS#PBF from Analog Devices (formerly Linear Technology) is a half-bridge N-channel power MOSFET driver IC with floating high-side gate drive capability up to 60V HV rail, 180ns transition times into 10,000pF load, adaptive nonoverlapping logic, and separate top/bottom gate drive/feedback pins. It enables efficient synchronous buck regulators and half-bridge motor control.
For engineers reviewing the LT1160CS#PBF datasheet, LT1160CS#PBF pinout, LT1160CS#PBF application, or LT1160CS#PBF equivalent, key selection criteria include bootstrap-based high-side drive compliance with 60V max top-source voltage, undervoltage lockout thresholds (V+UVH = 8.9V), TTL/CMOS input compatibility, and thermal performance in SO-14 package (θJA = 110°C/W).
Technical Context
The LT1160CS#PBF integrates two independent noninverting gate drivers: a grounded bottom driver (PV+, PGND, B GATE DR/FB) and a floating top driver powered via BOOST–T SOURCE bootstrap capacitor. Its internal logic enforces strict nonoverlap-turn-off precedes turn-on-and monitors VGS via dedicated feedback pins (T GATE FB, B GATE FB) before enabling complementary switching.
Undervoltage protection operates on both supply rails: V+ lockout (8.3V shutdown / 8.9V start-up) and BOOST-to-T SOURCE lockout (8.7V / 9.3V), each with 0.5V hysteresis. Input thresholds are regulated at 0.8V (low) and 1.7V (high), supporting direct TTL/CMOS interfacing without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Top-Side Voltage Rating | 60V max T SOURCE voltage-supports HV rails in buck converters and motor drives without external level shifters. |
| Gate Drive Transition Time | 180ns typical rise/fall into 10,000pF-enables reliable PWM operation up to 100kHz with low switching loss. |
| Supply Voltage Range | 10V to 15V-matches standard 12V system rails; absolute max 20V prevents latch-up during transients. |
| Input Logic Thresholds | VIL = 0.8V, VIH = 1.7V-guarantees noise-immune TTL/CMOS compatibility across full temperature range. |
| Undervoltage Lockout Hysteresis | 0.5V on both V+ and BOOST rails-ensures clean startup/shutdown without oscillation during brown-out conditions. |
| Thermal Resistance | θJA = 110°C/W (SO-14)-defines maximum continuous power dissipation (≈31mA @12V) for industrial temp range (–40°C to 85°C). |
| Peak Output Current | 1.5A (<10µs)-delivers sufficient peak gate charge current to drive multiple paralleled MOSFETs (e.g., five IRFZ44). |
Pinout & Package
LT1160CS#PBF is housed in a 14-lead plastic SO (S package), JEDEC MS-012AC compliant, with 1.27mm pitch and exposed pad not present. Pin functions are electrically isolated between top/bottom channels and include dedicated gate drive/feedback pairs for shoot-through prevention.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SV+ | Main signal supply input | Supplies logic and level-shift circuitry; must be decoupled to SGND with ≥10µF capacitor. |
| IN TOP / IN BOTTOM | Independent TTL/CMOS inputs | Noninverting control signals; internally disabled when opposite input is high-hardwired mutual exclusion. |
| UV OUT | Open-collector NPN fault indicator | Sinks current when V+ or BOOST undervoltage occurs; used to disable upstream PWM controller. |
| SGND | Small-signal ground reference | Separate return path for SV+, UV OUT, and logic-prevents noise coupling into gate feedback paths. |
| PGND | Power ground for bottom driver | Connects directly to source of bottom N-MOSFET; must be low-inductance path to minimize shoot-through risk. |
| T SOURCE | Floating return for top driver | Connects to top MOSFET source and bootstrap capacitor low side-defines local ground for high-side logic. |
| T GATE DR / B GATE DR | High-current gate drive outputs | Deliver 1.5A peak to MOSFET gates; series gate resistors recommended to damp ringing. |
| T GATE FB / B GATE FB | Direct gate voltage monitoring inputs | Enable adaptive dead-time control-top driver won't enable until B GATE FB < 2.5V, and vice versa. |
| BOOST | Bootstrap capacitor high-side connection | Charged via internal diode during bottom-FET conduction; supplies floating VDD for top driver. |
| PV+ | Bottom driver supply | Must tie to SV+; powers bottom gate driver stage independently from floating top supply. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive nonoverlapping gate drive | Eliminates need for external dead-time circuits or matched MOSFETs by sensing actual VGS before enabling complementary FET. |
| Floating top driver with 60V rating | Enables high-side N-MOSFET use in buck converters up to 60V input-replacing less efficient P-MOSFETs or diodes. |
| Dual independent gate feedback paths | Ensures precise VGS monitoring per channel (2.5V bottom, 2.9V top thresholds), preventing partial turn-on and shoot-through. |
| Integrated undervoltage lockout with hysteresis | Prevents erratic switching during brown-out by forcing both outputs low until stable V+ and BOOST voltages are confirmed. |
| TTL/CMOS-compatible inputs with internal clamping | Accepts 0–5V logic directly; 3kΩ input resistors + 5V clamps protect against overvoltage and simplify microcontroller interface. |
Applications
| Switching Regulator Synchronous Rectification | Half-Bridge DC Motor Control |
|---|---|
Use Scenario: Replacing Schottky diode in 40V→5V, 10A buck converter operating at 40kHz. IC Role / Device Role / Timing Role: LT1160CS#PBF drives top N-MOSFET as main switch and bottom N-MOSFET as synchronous rectifier, replacing lossy diode conduction. Use Value: Enables >90% efficiency by eliminating diode forward drop; supports discontinuous conduction mode with controlled reverse current recirculation. | Use Scenario: Bidirectional speed control of 24V brushed DC motor in industrial actuator. IC Role / Device Role / Timing Role: LT1160CS#PBF controls half-bridge output stage (IRFZ44 pair) using PWM inputs to regulate direction and torque. Use Value: Delivers fast "plugging" braking via simultaneous top/bottom FET activation; adaptive dead time prevents shoot-through during rapid direction reversal. |
| Class D Audio Amplifier Gate Driving | High-Current Inductive Load Switching |
Use Scenario: 200W, 10Hz–1kHz Class D amplifier using complementary MOSFET half-bridge output stage. IC Role / Device Role / Timing Role: LT1160CS#PBF provides matched, low-propagation-delay gate drive to high-side/low-side FETs modulated at 100kHz carrier frequency. Use Value: 180ns transitions and <600ns total propagation delay preserve PWM fidelity; dual feedback ensures zero-voltage switching alignment. | Use Scenario: 60V, 30A solenoid driver in automotive HVAC valve control with 100ms on-time pulses. IC Role / Device Role / Timing Role: LT1160CS#PBF drives paralleled IRFZ44 MOSFETs (5× per side) to switch high inductive load with controlled dI/dt. Use Value: 1.5A peak drive current and adaptive gate feedback maintain robust turn-on even with large gate charge (QG ≈ 60nC per FET). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRS21844SPbF | Higher VBS rating (600V), integrated bootstrap diode, no gate feedback pins-relies on fixed dead time. | Better suited for high-voltage AC inverters; lacks adaptive VGS monitoring for ultra-low RDS(ON) MOSFET optimization. | Choose IRS21844SPbF for >100V systems where bootstrap diode integration reduces BOM count; avoid when precise shoot-through prevention is critical. |
| LM5109BMAX/NOPB | Wider supply range (5–14V), lower quiescent current (1.6mA), no UVLO on bootstrap rail-single VDD domain. | Ideal for low-voltage, battery-powered half-bridges; cannot monitor BOOST–T SOURCE margin like LT1160CS#PBF. | Choose LM5109BMAX/NOPB for 12V-only systems prioritizing efficiency over HV robustness; retain LT1160CS#PBF when 60V HV rail and dual UVLO are required. |
Compared with IRS21844SPbF and LM5109BMAX/NOPB, the LT1160CS#PBF uniquely combines 60V top-side rating, dual-rail undervoltage detection, and adaptive gate feedback-making it optimal for industrial 40–60V synchronous buck and motor drives where shoot-through immunity is non-negotiable.
Availability
LT1160CS#PBF is available at Aetrix Electronics and suitable for synchronous buck regulators, half-bridge motor controllers, and Class D audio amplifiers requiring stable component supply, long-term industrial temperature support (–40°C to 85°C), and guaranteed traceable sourcing.
Supply support for LT1160CS#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio. Linear pioneered high-performance power ICs with emphasis on reliability and application-specific integration.
The LT1160CS#PBF belongs to Linear's legacy high-voltage gate driver family, designed specifically for cost-sensitive, high-efficiency DC-DC conversion and motor control where adaptive shoot-through protection and bootstrap-based high-side drive are essential.
FAQ
What is the maximum allowable voltage on the T SOURCE pin of the LT1160CS#PBF?
The LT1160CS#PBF specifies a maximum top-source voltage of 60V, meaning the T SOURCE pin can safely swing from –5V to +60V relative to SGND. This rating enables direct use with 48V industrial bus systems and 60V max-input buck converters. Exceeding 60V risks permanent damage per Absolute Maximum Ratings.
Does the LT1160CS#PBF require external bootstrap diodes?
No, the LT1160CS#PBF integrates an internal bootstrap diode between SV+ and BOOST pins. An external 1µF ceramic capacitor must still be placed between BOOST and T SOURCE to form the floating supply for the top driver. External diodes are unnecessary and would interfere with internal charging behavior.
How does the LT1160CS#PBF prevent shoot-through in half-bridge configurations?
The LT1160CS#PBF prevents shoot-through using adaptive nonoverlapping logic: it monitors actual gate voltage via dedicated T GATE FB and B GATE FB pins, and only enables the complementary FET after confirming the active FET's VGS has fallen below 2.5V (bottom) or 2.9V (top). This eliminates reliance on fixed dead-time timing or MOSFET matching.
What is the purpose of the UV OUT pin on the LT1160CS#PBF?
The UV OUT pin on the LT1160CS#PBF is an open-collector NPN output that sinks current when either V+ drops below 8.3V or BOOST–T SOURCE falls below 8.7V. It is used to signal upstream controllers (e.g., PWM ICs) to halt switching during undervoltage conditions, preventing partial MOSFET turn-on and thermal runaway.
Can the LT1160CS#PBF drive multiple parallel MOSFETs on one channel?
Yes, the LT1160CS#PBF can drive up to five parallel N-channel MOSFETs per channel (top or bottom) while maintaining sub-200ns transitions, as verified in Typical Performance Characteristics. Use individual 10Ω–47Ω gate resistors per FET to suppress high-frequency oscillation, and connect only one B GATE FB or T GATE FB pin to any single gate for feedback.
LT1160CS#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 10V ~ 15V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 1.5A, 1.5A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 60 V
- Rise / Fall Time (Typ):
- 130ns, 60ns
- Operating Temperature:
- 0°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
LT1160CS#PBF FAQ
1.How can I place an order for LT1160CS#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1160CS#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1160CS#PBF reliable?
The price and inventory of LT1160CS#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1160CS#PBF is usually 5 days.
3.What payment methods are accepted for LT1160CS#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1160CS#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1160CS#PBF?
LT1160CS#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1160CS#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1160CS#PBF?
For technical support, including LT1160CS#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1160CS#PBF requirements.
6.How does Aetrix verify that LT1160CS#PBF is sourced from the original manufacturer or authorized distributors?
All LT1160CS#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1160CS#PBF meets industry standards.
7.What is the process for return or replacement of LT1160CS#PBF?
All LT1160CS#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1160CS#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1160CS#PBF part is unused and in its original packaging.
Return procedure for LT1160CS#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1160CS#PBF Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

