Analog Devices Inc. LTC1693-2IS8#TRPBF
- Part No.:
- LTC1693-2IS8#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LTC1693-2IS8#TRPBF.pdf
- Description:
- IC GATE DRVR HI/LOW SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,771
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1693-2IS8#TRPBF from Analog Devices (formerly Linear Technology) is a dual high-speed N-channel MOSFET driver in an 8-lead SOIC package, featuring one noninverting and one inverting output channel with 1 GΩ electrical isolation between grounds. It delivers 1.5 A peak output current, achieves 16 ns rise/fall times at VCC = 12 V into 1 nF, operates across 4.5 V to 13.2 V supply range, and includes undervoltage lockout and thermal shutdown - used for isolated high/low-side gate drive in synchronous forward converters and telecom power supplies.
For engineers reviewing the LTC1693-2IS8#TRPBF datasheet, LTC1693-2IS8#TRPBF pinout, LTC1693-2IS8#TRPBF application, or LTC1693-2IS8#TRPBF equivalent, this page provides verified technical context, real-world timing performance under load, isolation capability between drivers, CMOS-compatible input thresholds independent of VCC, and design-meaningful specifications for gate-drive optimization in isolated DC/DC topologies.
Technical Context
The LTC1693-2IS8#TRPBF integrates two electrically isolated drivers: OUT1 is noninverting relative to IN1, while OUT2 is inverting relative to IN2 - enabling complementary high-side/low-side switching without external logic inversion. Its input stage uses an internal 4 V regulator to maintain VIH = 2.6 V and VIL = 1.4 V thresholds with 1.2 V hysteresis, ensuring noise immunity across temperature and supply variation.
The output stage employs adaptive predriver circuitry with 6 ns nonoverlapping dead time to minimize cross-conduction, delivering 1.4 A high-side and 1.7 A low-side peak currents. Isolation resistance between GND1 and GND2 exceeds 0.075 GΩ at 75 V bias, supporting floating high-side operation in forward and active-clamp topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 13.2 V - supports 5 V, 12 V, and intermediate rail systems without level-shifting. |
| Peak Output Current | 1.5 A typical - sufficient to rapidly charge/discharge MOSFET gates up to ~1.5 nF at 100–500 kHz switching frequencies. |
| Rise/Fall Time | 16 ns at VCC = 12 V, COUT = 1 nF - minimizes MOSFET transition losses in high-efficiency converters. |
| Input Threshold Hysteresis | 1.2 V typical - rejects ground bounce and EMI-induced false triggering during high-dI/dt switching events. |
| GND1–GND2 Isolation | ≥0.075 GΩ at 75 V - enables true galvanic separation for high-side driver operation in isolated topologies. |
| UVLO Threshold | 4 V - prevents erratic gate drive during brown-out or soft-start conditions, holding outputs low until stable VCC. |
| Thermal Shutdown | 145°C junction activation with 20°C hysteresis - protects against sustained overload or poor heatsinking in compact layouts. |
Pinout & Package
Package: 8-lead plastic SOIC (narrow, 0.150-inch width), JEDEC MS-012, θJA = 135°C/W, rated for –40°C to +85°C industrial temperature range.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN1) | Topside driver input | CMOS-compatible, VCC-independent threshold; drives OUT1 noninverting. |
| 2 (GND1) | Topside ground reference | Must be connected directly to MOSFET source and bypass capacitor; not tied to GND2 if isolation required. |
| 3 (IN2) | Bottom-side driver input | CMOS-compatible input; drives OUT2 inverting - enables complementary PWM without external inverters. |
| 4 (GND2) | Bottom-side ground reference | Independent ground path; 1 GΩ isolation from GND1 allows floating high-side configuration. |
| 5 (OUT1) | Topside gate driver output | Rail-to-rail CMOS output; sinks 1.7 A / sources 1.4 A; connects directly to high-side MOSFET gate. |
| 6 (VCC1) | Topside supply input | Power for first driver channel; requires local 0.1 µF ceramic + 4.7 µF low-ESR bypass near pin. |
| 7 (OUT2) | Bottom-side gate driver output | Inverting output relative to IN2; matched timing to OUT1 ensures precise dead-time control in half-bridge designs. |
| 8 (VCC2) | Bottom-side supply input | Independent supply rail - may be derived from separate winding or regulated output for enhanced noise isolation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual isolated drivers | Enables independent high-side (floating) and low-side (ground-referenced) gate drive in single SO-8 footprint - reduces board area vs discrete solutions. |
| VCC-independent input thresholds | VIH = 2.6 V / VIL = 1.4 V maintained across full VCC range - eliminates need for external level shifters when interfacing 3.3 V controllers to 12 V gate drives. |
| 1.2 V input hysteresis | Prevents oscillation during noisy ground transitions in high-frequency SMPS - critical for stable operation in telecom and server PSUs. |
| Adaptive predriver with 6 ns dead time | Minimizes shoot-through risk in half-bridge configurations without requiring external gate-resistor tuning or complex timing compensation. |
| Integrated UVLO and thermal shutdown | Automatically disables outputs during fault conditions - simplifies system-level protection architecture and improves reliability in unattended equipment. |
Applications
| High/Low-Side Synchronous Forward Converter | Isolated Telecom Power Supply |
|---|---|
|
Use Scenario: Driving primary-side high-side and secondary-side low-side N-MOSFETs in a 48 V input, 3.3 V/6 A isolated forward converter with active clamp reset. IC Role / Device Role / Timing Role: LTC1693-2IS8#TRPBF provides isolated gate drive for Q1 (high-side) and Q2 (low-side), with precise 16 ns edge timing and independent ground references to prevent latch-up. Use Value: Enables >90% efficiency at 200 kHz by minimizing MOSFET transition losses and eliminating external level-shifting components. |
Use Scenario: Gate-driving dual N-channel MOSFETs in a multi-output (-5 V, +3.3 V, +5 V, +12 V) telecom power module compliant with GR-1252-CORE. IC Role / Device Role / Timing Role: LTC1693-2IS8#TRPBF serves as the main driver for primary-side switches, leveraging GND1/GND2 isolation to support split-ground transformer designs. Use Value: Reduces component count by replacing two discrete drivers and associated isolation circuitry - cuts BOM cost and layout complexity in space-constrained modules. |
| Negative-to-Positive Synchronous Boost | Charge Pump Inverter/Doubler |
|
Use Scenario: Controlling high-side and low-side switches in a negative-input (–24 V) to positive-output (+3.3 V) synchronous boost converter for legacy interface power. IC Role / Device Role / Timing Role: LTC1693-2IS8#TRPBF drives both switches with matched propagation delays (tPLH/tPHL ≤ 75 ns) to ensure clean commutation and minimal shoot-through risk. Use Value: Achieves 85% efficiency at 50 mA load by maintaining tight timing alignment and fast edge rates - critical for low-noise analog subsystems. |
Use Scenario: Generating ±12 V rails from a single 5 V supply using charge-pump topology with synchronous rectification. IC Role / Device Role / Timing Role: LTC1693-2IS8#TRPBF drives flying-capacitor switches with precise 150 kHz duty cycle control and rail-to-rail output swing. Use Value: Delivers stable ±12 V at 30 mA with <1% ripple - enabled by 1.5 A peak current and sub-20 ns edges that minimize capacitive charge loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual high-speed MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5112MMX/NOPB | Single-channel, no inter-driver isolation; higher 5 A peak current but requires external level shifter for high-side use. | Not suitable for floating high-side drive; limited to low-side or bootstrapped configurations. | Select only when isolation is unnecessary and higher current is prioritized over integration density. |
| UCC27524ADRV | Dual noninverting outputs (vs. LTC1693-2's noninverting + inverting); 4 A peak current; no GND1/GND2 isolation. | Requires external inverter for complementary drive; cannot replace LTC1693-2 in isolated high/low-side topologies without redesign. | Choose for higher-current, non-isolated half-bridge applications where timing symmetry outweighs isolation needs. |
Compared with LM5112MMX/NOPB and UCC27524ADRV, the LTC1693-2IS8#TRPBF uniquely provides integrated dual-channel isolation and mixed-phase outputs in SO-8 - eliminating external logic and isolation components required by alternatives, thereby reducing PCB area and improving reliability in isolated DC/DC converters.
Availability
LTC1693-2IS8#TRPBF is available at Aetrix Electronics and suitable for high-reliability telecom power supplies, isolated forward converters, negative-to-positive boost regulators, and charge-pump inverters requiring stable component supply and long-term industrial-grade availability.
Supply support for LTC1693-2IS8#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, datasheets, and application engineering resources for the LTC portfolio.
The LTC1693 family was designed specifically for high-efficiency, isolated gate drive in telecom and industrial DC/DC converters - emphasizing low quiescent current, robust noise immunity, and integrated protection features.
FAQ
What is the maximum allowable voltage difference between GND1 and GND2 on the LTC1693-2IS8#TRPBF?
The LTC1693-2IS8#TRPBF specifies a GND1–GND2 isolation resistance ≥0.075 GΩ at 75 V bias, and its Absolute Maximum Ratings list ±100 V for GND1 to GND2. This allows safe operation with up to 100 V differential potential - sufficient for most isolated forward and active-clamp topologies. Exceeding ±100 V risks permanent damage to internal isolation barriers.
Does the LTC1693-2IS8#TRPBF support 3.3 V logic inputs while operating from a 12 V VCC?
Yes. The LTC1693-2IS8#TRPBF features VCC-independent CMOS-compatible inputs with VIH = 2.6 V (min) and VIL = 1.4 V (max), and 1.2 V typical hysteresis. A 3.3 V logic signal meets these thresholds reliably across temperature and supply variation - no level shifter is needed, even when VCC = 12 V.
How does the LTC1693-2IS8#TRPBF achieve 16 ns rise/fall times with only 1.5 A peak current?
The LTC1693-2IS8#TRPBF achieves 16 ns rise/fall times at VCC = 12 V into 1 nF by combining low-output-impedance drivers (RONH ≈ 3.0 Ω, RONL ≈ 2.85 Ω) with adaptive predriver circuitry that minimizes cross-conduction delay. Its 1.5 A peak current is optimized for typical MOSFET gate charges (QG < 20 nC), enabling fast transitions without excessive power dissipation or ringing.
Can the LTC1693-2IS8#TRPBF be used in a bootstrapped high-side configuration?
No - the LTC1693-2IS8#TRPBF is designed for fully isolated high-side drive using separate GND1 and VCC1 connections. Its architecture does not support bootstrap capacitor operation. For bootstrapped applications, consider the LTC1693-3 or alternatives like the IR2110, which integrate dedicated high-side floating supply circuitry.
What is the purpose of the 1.2 V input hysteresis in the LTC1693-2IS8#TRPBF?
The 1.2 V hysteresis between VIH and VIL in the LTC1693-2IS8#TRPBF prevents false triggering caused by ground bounce, EMI, or supply noise during high-dI/dt switching events. This ensures reliable input recognition in noisy environments such as telecom PSUs and motor drives - a key differentiator versus drivers with fixed or no hysteresis.
LTC1693-2IS8#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- High-Side or Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 13.2V
- Logic Voltage - VIL, VIH:
- 1.7V, 2.2V
- Current - Peak Output (Source, Sink):
- 1.5A, 1.5A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 16ns, 16ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
LTC1693-2IS8#TRPBF FAQ
1.How can I place an order for LTC1693-2IS8#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1693-2IS8#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1693-2IS8#TRPBF reliable?
The price and inventory of LTC1693-2IS8#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1693-2IS8#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1693-2IS8#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1693-2IS8#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1693-2IS8#TRPBF?
LTC1693-2IS8#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1693-2IS8#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1693-2IS8#TRPBF?
For technical support, including LTC1693-2IS8#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1693-2IS8#TRPBF requirements.
6.How does Aetrix verify that LTC1693-2IS8#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1693-2IS8#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1693-2IS8#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1693-2IS8#TRPBF?
All LTC1693-2IS8#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1693-2IS8#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1693-2IS8#TRPBF part is unused and in its original packaging.
Return procedure for LTC1693-2IS8#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1693-2IS8#TRPBF Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
