Analog Devices Inc. LTC3225EDDB-1#TRMPBF
- Part No.:
- LTC3225EDDB-1#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Power Management - Specialized
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC3225EDDB-1#TRMPBF.pdf
- Description:
- IC SUPERCAP CHARGER 150MA 10-DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,858
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3225EDDB-1#TRMPBF from Analog Devices (formerly Linear Technology) is a programmable supercapacitor charger IC designed to charge two series-connected supercapacitors to precisely 4.0V or 4.5V from 2.8V–5.5V input supplies. It delivers up to 150mA output current, features automatic cell balancing without external resistors, and operates in a compact 10-lead 2mm × 3mm DFN package. It is used in backup power systems for real-time clocks and low-power microcontrollers.
For engineers reviewing the LTC3225EDDB-1#TRMPBF datasheet, LTC3225EDDB-1#TRMPBF pinout, LTC3225EDDB-1#TRMPBF application, or LTC3225EDDB-1#TRMPBF equivalent, key selection criteria include per-cell voltage regulation (2.0V/2.25V), shutdown current (<1μA when input removed), PGOOD status signaling, and compatibility with 1μF flying capacitor and single-resistor charge current programming.
Technical Context
The LTC3225EDDB-1#TRMPBF implements a constant-frequency switched-capacitor charge pump topology operating at 0.6–1.5MHz, enabling low-noise, inductorless voltage doubling. Its internal architecture continuously monitors CX (midpoint) voltage to enforce equal voltage distribution across both supercapacitors during charging.
It integrates UVLO (2.0V–2.45V threshold), thermal shutdown (~150°C), overcurrent protection, and a high-impedance open-drain PGOOD output that asserts low when VOUT falls >7.2% below regulation. The VSEL pin selects between 4.0V and 4.5V output, corresponding to 2.0V or 2.25V per cell.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Selectable 4.0V or 4.5V - sets final series stack voltage; corresponds to 2.0V/2.25V per supercapacitor for safe operation within rated limits. |
| Max Output Current | 150mA - supports rapid charging of up to ~1F total series capacitance from 2.8V input with RPROG = 12kΩ. |
| Input Voltage Range | 2.8V to 5.5V - enables direct integration with Li-ion, LiFePO₄, or USB-powered systems without pre-regulation. |
| Shutdown Current | <1μA when VIN removed - preserves stored energy in supercapacitors during main supply loss, extending backup runtime. |
| Oscillator Frequency | 0.6–1.5MHz (typ. 0.9MHz) - ensures small external component size and low EMI due to fixed-frequency operation. |
| Cell Balancing | Automatic via CX feedback - eliminates need for power-wasting balancing resistors and prevents overvoltage damage under mismatched leakage or capacitance. |
| Package | 10-lead 2mm × 3mm DFN - exposes thermal pad (Pin 11) requiring soldering to PCB ground plane for θJA = 76°C/W performance. |
Pinout & Package
The LTC3225EDDB-1#TRMPBF is housed in a 10-lead plastic DFN package (3mm × 2mm) with exposed thermal pad (Pin 11) that must be soldered to a low-impedance PCB ground plane. Pin 8 (GND) and Pin 11 (exposed pad) are internally connected and serve as the primary ground reference and thermal path.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| C+ (Pin 1) | Flying capacitor positive terminal | Connects to + side of 1μF X5R/X7R ceramic flying capacitor; experiences bidirectional voltage swing up to 2×VIN. |
| C– (Pin 2) | Flying capacitor negative terminal | Connects to – side of flying capacitor; forms charge transfer path with C+; polarity reversal requires non-polarized ceramic cap. |
| CX (Pin 3) | Series midpoint sensing node | Monitored to force VCX = VCOUT/2; enables active cell balancing without external components. |
| SHDN (Pin 4) | Active-low shutdown control | Pulling low disables charge pump and reduces input current to ≤1μA; must not be left floating. |
| PGOOD (Pin 5) | Open-drain output status indicator | Pulls low until VCOUT reaches 94% of target; reasserts low if VCOUT drops 7.2% below regulation - enables system-level power-good monitoring. |
| VSEL (Pin 6) | Output voltage select input | Logic high → 4.5V output; logic low → 4.0V output; determines per-cell regulation point (2.25V or 2.0V). |
| PROG (Pin 7) | Charge current programming node | Resistor to GND sets IOUT; RPROG = 12kΩ yields ~150mA; R < 2kΩ triggers overcurrent shutdown. |
| GND (Pin 8) | Main ground reference | Primary ground return for charge pump, logic, and bias circuits; must connect directly to low-impedance PCB ground plane. |
| VIN (Pin 9) | Main input power supply | Accepts 2.8V–5.5V; requires ≥2.2μF low-ESR ceramic bypass capacitor placed close to pin. |
| COUT (Pin 10) | Regulated output node | Delivers charge current to top plate of series supercapacitor stack; regulated to 4.0V or 4.5V with 100mV hysteresis. |
Key Features
| Feature | Design Value |
|---|---|
| Inductorless charge pump | Eliminates magnetic components and associated EMI, enabling ultra-compact layouts in space-constrained IoT and wearables. |
| Automatic cell balancing | Maintains ≤2.25V per cell without external resistors, preventing premature degradation or failure of series supercapacitors. |
| Programmable charge current | Single resistor (PROG-to-GND) scales output from ~26mA to 150mA - simplifies BOM and supports diverse capacitor sizes. |
| Ultra-low standby consumption | 20μA no-load input current and <1μA output leakage during VIN removal extend supercapacitor hold-up time significantly. |
| Integrated PGOOD monitoring | Provides system-level confidence in backup rail readiness without external comparators or voltage dividers. |
Applications
| Real-Time Clock (RTC) Backup | Low-Power Microcontroller Backup |
|---|---|
Use Scenario: Maintaining RTC timekeeping during main power loss in industrial controllers or smart meters. IC Role / Device Role / Timing Role: Supercapacitor charger providing regulated 4.0V/4.5V backup rail to RTC ICs such as PCF8563 or DS3231. Use Value: Enables >72-hour hold-up with 0.47F supercapacitors; automatic balancing avoids cell overvoltage during repeated charge/discharge cycles. | Use Scenario: Preserving SRAM and register state in ARM Cortex-M0+ MCUs during brown-out events. IC Role / Device Role / Timing Role: Charging dual-series supercapacitors to power MCU VDD_IO or VBAT domains during main supply interruption. Use Value: Delivers 150mA peak current to support fast wake-up; <1μA shutdown leakage minimizes self-discharge during extended outages. |
| Energy-Harvesting Storage Interface | USB-Powered Portable Device Backup |
Use Scenario: Buffering intermittent energy from solar or thermal harvesters into supercapacitors for consistent sensor node operation. IC Role / Device Role / Timing Role: Regulated charging interface between harvester output (2.8–5.5V) and 2× series supercapacitors used as primary energy reservoir. Use Value: Fixed-frequency operation minimizes interference with sensitive analog harvesting circuits; low quiescent current preserves harvested energy. | Use Scenario: Providing seamless power switchover in portable medical devices or barcode scanners powered via USB 2.0 (5V). IC Role / Device Role / Timing Role: Charging supercapacitor stack from USB VBUS to sustain operation during cable disconnect or host sleep. Use Value: 4.5V output matches common 3.3V LDO input requirements; compact DFN footprint fits tight USB-C form factors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supercapacitor charging applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3204-5 | Fixed 5.0V output; no VSEL pin; supports up to 150mA but lacks automatic cell balancing. | Requires external passive balancing resistors for series supercapacitors; suitable only for single-capacitor or balanced dual-cell use cases. | Choose LTC3204-5 only if fixed 5V output suffices and cell matching is guaranteed; LTC3225EDDB-1#TRMPBF preferred where mismatch tolerance is critical. |
| LTC3221-5 | Fixed 5.0V output; micropower (IQ = 12μA); max 60mA output; no CX pin or balancing circuitry. | Designed for low-current backup (e.g., RTC only); insufficient for MCU or sensor array backup requiring >100mA burst current. | Select LTC3221-5 for ultra-low-quiescent applications with modest current needs; LTC3225EDDB-1#TRMPBF required for higher current + balancing. |
Compared with LTC3204-5 and LTC3221-5, the LTC3225EDDB-1#TRMPBF uniquely combines programmable dual-cell regulation (4.0V/4.5V), automatic balancing, and 150mA capability in a 2mm × 3mm DFN-making it the only option among the three qualified for unbalanced, high-current supercapacitor backup systems.
Availability
LTC3225EDDB-1#TRMPBF is available at Aetrix Electronics and suitable for real-time clock backup, low-power microcontroller hold-up, and energy-harvesting storage applications requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for LTC3225EDDB-1#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio. Linear pioneered high-performance switching regulators and charge pumps for demanding industrial and automotive applications.
The LTC3225EDDB-1#TRMPBF belongs to Linear's supercapacitor charger product line, engineered specifically for reliable, resistor-programmable charging of series-connected supercapacitors in battery-free or battery-assisted backup systems.
FAQ
What is the maximum supercapacitor stack voltage supported by the LTC3225EDDB-1#TRMPBF?
The LTC3225EDDB-1#TRMPBF supports a maximum series stack voltage of 4.5V, selectable via the VSEL pin. This corresponds to 2.25V per supercapacitor - a value chosen to stay within the safe operating voltage limit of most 2.7V-rated supercapacitors during full charge, preventing accelerated aging or failure.
How does the LTC3225EDDB-1#TRMPBF achieve automatic cell balancing without external components?
The LTC3225EDDB-1#TRMPBF achieves automatic cell balancing by continuously monitoring the CX pin (midpoint voltage between the two series supercapacitors) and dynamically adjusting charge current to each cell. When voltage imbalance is detected, it increases current to the lower-voltage cell and decreases current to the higher-voltage cell - all using internal circuitry, eliminating the need for power-wasting balancing resistors.
Can the LTC3225EDDB-1#TRMPBF be used to charge a single supercapacitor?
Yes, the LTC3225EDDB-1#TRMPBF can charge a single supercapacitor by connecting two matched ≥100μF ceramic capacitors in series and placing them in parallel with the supercapacitor. This creates an artificial "dual-cell" configuration that allows the IC's balancing architecture to function while delivering regulated voltage to the single device.
What is the minimum flying capacitor value required for full 150mA operation of the LTC3225EDDB-1#TRMPBF?
The LTC3225EDDB-1#TRMPBF requires a minimum 0.6μF flying capacitor (CFLY) to deliver its full rated 150mA output current. A 1μF X5R or X7R ceramic capacitor is recommended to maintain sufficient effective capacitance across temperature and DC bias, ensuring stable regulation and efficiency.
Does the LTC3225EDDB-1#TRMPBF provide reverse current blocking when the input supply is removed?
Yes, the LTC3225EDDB-1#TRMPBF provides reverse current blocking: when VIN is removed or grounded while supercapacitors remain charged, the device draws less than 1μA from COUT. This is achieved through internal MOSFET control and isolation, preserving stored energy and enabling long backup duration without external diodes or FETs.
LTC3225EDDB-1#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Supercapacitor Charger
- Current - Supply:
- 20µA
- Voltage - Supply:
- 2.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x2)
LTC3225EDDB-1#TRMPBF FAQ
1.How can I place an order for LTC3225EDDB-1#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3225EDDB-1#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3225EDDB-1#TRMPBF reliable?
The price and inventory of LTC3225EDDB-1#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3225EDDB-1#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC3225EDDB-1#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3225EDDB-1#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3225EDDB-1#TRMPBF?
LTC3225EDDB-1#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3225EDDB-1#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3225EDDB-1#TRMPBF?
For technical support, including LTC3225EDDB-1#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3225EDDB-1#TRMPBF requirements.
6.How does Aetrix verify that LTC3225EDDB-1#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC3225EDDB-1#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3225EDDB-1#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC3225EDDB-1#TRMPBF?
All LTC3225EDDB-1#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3225EDDB-1#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3225EDDB-1#TRMPBF part is unused and in its original packaging.
Return procedure for LTC3225EDDB-1#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3225EDDB-1#TRMPBF Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

