My Inquiry
My Account
Analog Devices Inc. LTC3589IUJ-2#PBF
- Part No.:
- LTC3589IUJ-2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Power Management - Specialized
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC3589IUJ-2#PBF.pdf
- Description:
- IC POWER MANAGEMENT
- Quantity:
- Payment:
- Shipping:
Inventory:168
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3589IUJ-2#PBF from Analog Devices (formerly Linear Technology) is a highly integrated 8-rail power management IC for ARM-based application processors, featuring three step-down DC/DC converters (1.6A, 1.2A, 1.2A), one 1.2A buck-boost regulator (1.8V–5.0V), three 250mA LDOs, and an always-on 25mA LDO. It supports i.MX53/51, PXA, and OMAP platforms with I²C-controlled dynamic voltage scaling, sequenced startup, and pushbutton system control.
For engineers reviewing the LTC3589IUJ-2#PBF datasheet, LTC3589IUJ-2#PBF pinout, LTC3589IUJ-2#PBF application, or LTC3589IUJ-2#PBF equivalent, key selection considerations include its 40-pin 6mm × 6mm QFN package, –40°C to 125°C industrial temperature grade, I²C-addressable rail configuration, VSTB-triggered multi-rail standby mode, and verified compatibility with Freescale i.MX53-based embedded systems.
Technical Context
The LTC3589IUJ-2#PBF implements a hierarchical power architecture: three independent synchronous buck regulators (Buck1–Buck3) with programmable output voltages (0.36V–VIN), a four-switch buck-boost converter (BB_OUT) supporting 1.8V–5.0V outputs, and four LDOs-including a dedicated always-on LDO1_STBY (25mA, 0.8V feedback). All switching regulators support Burst Mode® operation for ultra-low quiescent current (8µA standby).
Control is fully I²C-based (7-bit address 0x68 write / 0x69 read) with register-mapped enable/disable, voltage DAC settings, slew rate control, fault reporting (PGOOD, IRQ, RSTO), and pushbutton interface logic (ON, PBSTAT, WAKE, PWR_ON). Sequencing is configurable via pin-strapping or I²C commands, and VSTB enables simultaneous transition of up to four rails between run and standby voltages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | VIN = 2.7V to 5.5V - supports single-cell Li-ion, USB, or wide-input industrial supplies |
| Standby Current | 8µA - enables >1-year battery life in always-on sensor nodes with only LDO1 active |
| Buck1 Output Current | 1.6A - sufficient for ARM Cortex-A8/A9 core rails at 1.0–1.3V |
| Buck-Boost Output Range | 1.8V to 5.0V - powers variable-voltage I/O interfaces (SDIO, USB PHY, display bias) |
| LDO2–LDO4 Output Current | 250mA each - delivers low-noise analog supply for ADCs, audio codecs, or RF front-ends |
| I²C Address | 0x68 (write), 0x69 (read) - standard 7-bit addressing compatible with most microcontroller I²C masters |
| Operating Temperature | –40°C to +125°C - qualified for industrial and automotive infotainment under hood/noise constraints |
Pinout & Package
Package: 40-pin 6mm × 6mm × 0.75mm exposed-pad QFN (UJ package); thermal pad must be soldered to PCB ground plane for θJA = 33°C/W performance.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| VIN_LDO2 (1) | LDO2 input supply | Accepts 1.7V–VIN; bypass with ≥1µF ceramic capacitor for noise-sensitive analog rails |
| LDO2 (2) | LDO2 regulated output | 250mA, I²C-programmable 0.36V–VIN; used for low-noise camera sensor or audio codec supply |
| LDO3 (3) | LDO3 regulated output | 250mA fixed 1.8V or 2.8V (variant-dependent); powers DDR I/O or PCIe reference clocks |
| LDO4 (4) | LDO4 regulated output | 250mA, I²C-selectable voltage (1.2V–3.3V); supports multiple peripheral voltage options |
| VIN_LDO34 (5) | LDO3/LDO4 input supply | Accepts 1.7V–VIN (LTC3589) or 2.35V–VIN (LTC3589-2); shared input for dual-LDO efficiency |
| PVIN1–PVIN4 (6,16,22,30) | Buck1–Buck4 input supplies | Independent inputs allow optimized source selection (e.g., PVIN1 from battery, PVIN2 from PMIC rail) |
| SW1–SW3 (7,21,19) | Buck1–Buck3 switch nodes | Connect to external 1µH–2.7µH inductors; require low-ESR ceramic output capacitors |
| SW4AB/SW4CD (28,39) | Buck-boost switch nodes | Four-phase switching topology enabling bidirectional voltage conversion without polarity reversal |
| BB_OUT (29) | Buck-boost output | 1.2A capable; regulated 1.8V–5.0V output for USB OTG, SD card, or display backlight |
| VSTB (13) | Multi-rail standby toggle | Hardware signal that synchronously shifts up to four rails between run and standby voltages |
| EN1–EN4 (11,23,25,26) | Individual regulator enables | Allow discrete on/off control per rail; override I²C commands during boot or fault recovery |
| PGOOD (12) | Power-good status | Open-drain output asserting when all enabled rails are within ±6% regulation tolerance |
| RSTO (8) | Reset output | Open-drain reset signal triggered by UVLO, overtemperature, or watchdog timeout |
| ON (10) | Pushbutton input | Edge-triggered wake-up/reset input with debounced timing (50ms low → PBSTAT assert) |
| WAKE (18) | System wake indicator | Asserts high after valid ON press or PWR_ON event; used to exit deep-sleep MCU states |
| PWR_ON (31) | Power-on request input | Active-low signal initiating full system power-up sequence; initiates soft-start and rail sequencing |
| IRQ (38) | Interrupt request output | Open-drain alert for faults (overcurrent, thermal shutdown, I²C NACK) or status changes |
| SDA/SCL (15,14) | I²C data/clock | Standard 400kHz I²C interface; supports voltage translation (DVDD = 1.6V–5.5V) |
| GND (41) | Exposed thermal pad | Must be soldered to PCB ground plane; primary thermal path and EMI return for all regulators |
Key Features
| Feature | Design Value |
|---|---|
| Triple I²C-adjustable buck regulators | Enables precise core/memory/SoC rail tuning across process/voltage/temp corners without hardware change |
| Integrated buck-boost converter | Eliminates need for separate boost IC in battery-powered systems where VIN may drop below required I/O voltage |
| VSTB multi-rail toggle | Reduces standby power by simultaneously lowering four rails (e.g., CPU, GPU, memory, I/O) to preconfigured low-voltage states |
| Always-on 25mA LDO1_STBY | Provides persistent RTC, wake logic, and memory retention supply while main rails are off |
| Programmable soft-start slew rates | Prevents inrush current and bus droop during power-up; configurable per regulator via I²C registers |
| Pushbutton interface with hard reset | Supports mechanical ON button for power-on, wake, and 5-second hold for system-level hardware reset |
Applications
| ARM-Based Industrial HMI | Freescale i.MX53 Tablet Platform |
|---|---|
Use Scenario: Rugged handheld terminal for warehouse inventory scanning with barcode engine, Wi-Fi, and touch display. IC Role / Device Role / Timing Role: Central power manager coordinating eight independent rails: CPU core (Buck1), DDR memory (Buck2), GPU (Buck3), display bias (BB_OUT), camera sensor (LDO2), audio codec (LDO3), Wi-Fi module (LDO4), and RTC backup (LDO1_STBY). Use Value: Reduces BOM count by replacing six discrete regulators; VSTB enables <10µA system standby with only LDO1_STBY active. |
Use Scenario: Consumer tablet using i.MX53 processor requiring dynamic voltage scaling for performance vs. battery life trade-offs. IC Role / Device Role / Timing Role: Primary PMIC delivering sequenced, I²C-controlled power to i.MX53's VDD_ARM (Buck1), VDD_SOC (Buck2), VDD_PU (Buck3), VDD_IO (BB_OUT), and analog peripherals (LDO2–LDO4). Use Value: Enables real-time DVFS via I²C writes to voltage DAC registers; soft-start prevents brownout during CPU frequency transitions. |
| Automotive Infotainment Head Unit | Portable Medical Ultrasound Probe |
Use Scenario: In-dash navigation system with LCD display, Bluetooth, GPS, and audio amplifier operating in –40°C to +105°C ambient. IC Role / Device Role / Timing Role: High-reliability power controller managing core SoC (Buck1), memory (Buck2), display backlight (BB_OUT), CAN transceiver (LDO2), audio DAC (LDO3), and RF tuner (LDO4). Use Value: –40°C to +125°C qualification ensures stable operation; PGOOD and IRQ provide fail-safe monitoring for ASIL-B functional safety paths. |
Use Scenario: Battery-powered ultrasound probe with FPGA, analog front-end, and OLED display requiring ultra-low noise and rapid wake-from-sleep. IC Role / Device Role / Timing Role: Low-noise power source delivering clean 1.2V (Buck1), 1.8V (Buck2), 2.5V (BB_OUT), and 3.3V (LDO2) rails with <10µVRMS ripple. Use Value: LDO2–LDO4 deliver <10µVRMS noise for analog signal chain; 8µA standby extends 4-hour battery life to >12 hours in sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multirail PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65910A3RSLR | TI PMIC with 3 buck, 5 LDO, no buck-boost; I²C address 0x2D; max input 5.5V; –40°C to 85°C | Lacks integrated buck-boost - requires external boost for 5V I/O; lower temp grade limits under-hood use | Select when cost sensitivity outweighs buck-boost integration and extended temperature needs |
| MAX20029ATGB/V+T | Maxim PMIC with 4 buck, 3 LDO, no buck-boost; SPI interface; 3.5V–36V input; –40°C to 125°C | Wider input range suits 12V automotive systems but lacks BB_OUT for USB/SDIO; SPI instead of I²C | Select for 12V battery systems needing high-side protection and watchdog, not for portable 3.3V/5V designs |
Compared with TPS65910A3RSLR and MAX20029ATGB/V+T, the LTC3589IUJ-2#PBF uniquely combines buck-boost capability, industrial temperature rating, and I²C-based DVFS in a single 40-pin QFN-making it optimal for space-constrained, battery-powered ARM systems requiring flexible I/O voltage generation.
Availability
LTC3589IUJ-2#PBF is available at Aetrix Electronics and suitable for ARM-based industrial HMIs, automotive infotainment head units, and portable medical ultrasound probes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC3589IUJ-2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full technical and manufacturing continuity for the LTC portfolio, known for precision analog, power management, and signal conditioning ICs.
The LTC3589 series was designed specifically for advanced portable microprocessor systems - targeting ARM-based application processors like i.MX53/51, PXA, and OMAP with tightly coordinated multi-rail sequencing, low-quiescent-current operation, and robust system-level control.
FAQ
What is the maximum output current capability of the buck-boost regulator in the LTC3589IUJ-2#PBF?
The buck-boost regulator (BB_OUT) in the LTC3589IUJ-2#PBF delivers up to 1.2A continuous output current across its 1.8V–5.0V range. Peak switch current limit is 2.3A (typical), and reverse current limiting protects against backfeed. This enables direct powering of USB OTG ports, SD card interfaces, or display backlight drivers without external boost circuitry - a key differentiator versus competing triple-buck PMICs.
How does the LTC3589IUJ-2#PBF support dynamic voltage scaling (DVS) for ARM processors?
The LTC3589IUJ-2#PBF supports DVS via I²C-accessible DAC registers controlling the feedback reference voltage of Buck1–Buck3 and LDO2–LDO4. Each buck regulator features 12.5mV LSB steps across a 0.36V–VIN range, enabling fine-grained voltage adjustments synchronized with CPU frequency changes. The device also provides programmable slew rates to prevent overshoot/undershoot during transitions - critical for stable operation of i.MX53 and OMAP processors.
What is the function of the VSTB pin on the LTC3589IUJ-2#PBF, and how is it used?
The VSTB (Voltage Standby) pin on the LTC3589IUJ-2#PBF is a hardware control input that triggers simultaneous voltage transitions across up to four user-configured rails (e.g., Buck1, Buck2, LDO2, LDO3) between preprogrammed "run" and "standby" output levels. When asserted, it reduces system power without I²C overhead - ideal for fast entry/exit from low-power states in handheld instruments and scanners. Its threshold is 0.4V–0.7V (rising/falling), with internal 4.5MΩ pull-down.
Does the LTC3589IUJ-2#PBF include an always-on power rail, and what are its specifications?
Yes, the LTC3589IUJ-2#PBF integrates an always-on LDO (LDO1_STBY) rated for 25mA output with a fixed 0.8V feedback reference and 200mV dropout at 25mA (3.3V output). It operates independently of other regulators and remains active during full system standby, supplying RTC, wake logic, and SRAM retention. Its 8µA total system standby current (with only LDO1_STBY enabled) enables multi-year battery life in IoT edge nodes.
What are the thermal design requirements for the LTC3589IUJ-2#PBF in high-power applications?
The LTC3589IUJ-2#PBF uses a 40-pin 6mm × 6mm QFN with exposed thermal pad (Pin 41 = GND). For reliable operation at full load, the pad must be soldered to a minimum 200mm² copper pour connected to internal/external ground planes. Thermal impedance is θJA = 33°C/W with proper layout; junction temperature must stay ≤125°C (rated max). Derating is required above 85°C ambient - e.g., at 105°C ambient, max power dissipation drops to ~1.2W before exceeding TJ = 125°C.
LTC3589IUJ-2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- Handheld/Mobile Devices, OMAP™
- Current - Supply:
- 8µA
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
LTC3589IUJ-2#PBF FAQ
1.How can I place an order for LTC3589IUJ-2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3589IUJ-2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3589IUJ-2#PBF reliable?
The price and inventory of LTC3589IUJ-2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3589IUJ-2#PBF is usually 5 days.
3.What payment methods are accepted for LTC3589IUJ-2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3589IUJ-2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3589IUJ-2#PBF?
LTC3589IUJ-2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3589IUJ-2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3589IUJ-2#PBF?
For technical support, including LTC3589IUJ-2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3589IUJ-2#PBF requirements.
6.How does Aetrix verify that LTC3589IUJ-2#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3589IUJ-2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3589IUJ-2#PBF meets industry standards.
7.What is the process for return or replacement of LTC3589IUJ-2#PBF?
All LTC3589IUJ-2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3589IUJ-2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3589IUJ-2#PBF part is unused and in its original packaging.
Return procedure for LTC3589IUJ-2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3589IUJ-2#PBF Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
