My Inquiry
My Account
Analog Devices Inc. LTC3589IUJ#PBF
- Part No.:
- LTC3589IUJ#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Power Management - Specialized
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
LTC3589IUJ#PBF.pdf
- Description:
- IC DC/DC CONV 8-OUTPUT 40QFN
- Quantity:
- Payment:
- Shipping:
Inventory:258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC3589IUJ#PBF from Analog Devices (formerly Linear Technology) is a highly integrated 8-rail power management IC for ARM-based processors, featuring three step-down DC/DC converters (1.6A, 1A, 1A), one 1.2A buck-boost regulator, three 250mA LDOs, and an always-on 25mA LDO - all controlled via I²C. It enables dynamic voltage scaling and precise sequencing in handheld instruments and automotive infotainment systems.
For engineers reviewing the LTC3589IUJ#PBF datasheet, LTC3589IUJ#PBF pinout, LTC3589IUJ#PBF application, or LTC3589IUJ#PBF equivalent, key selection criteria include its 40-pin 6mm × 6mm QFN package, –40°C to 125°C operating range, I²C-programmable output voltages (0.36V–5.0V), 8µA standby current, and support for i.MX53/51, PXA, and OMAP processor power trees.
Technical Context
The LTC3589IUJ#PBF integrates eight independent regulated outputs with programmable sequencing via I²C or pin-strapping: three synchronous buck regulators (SW1–SW3), one buck-boost (SW4AB/SW4CD), three LDOs (LDO2–LDO4), and an always-on LDO1_STBY. Each buck uses internal PMOS/NMOS switches with RDS(ON) as low as 180mΩ/110mΩ (Buck1) and peak current limits up to 2.7A.
Its I²C interface supports 400kHz operation, device address 0x68 (write)/0x69 (read), and full control of enable states, output voltages (12.5mV LSB), dynamic slew rate, fault reporting (PGOOD, IRQ, RSTO), and pushbutton-initiated power-on/off/reset sequences - all while maintaining 8µA quiescent current in standby mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | VIN = 2.7V to 5.5V - powers all rails from single battery or system supply. |
| Standby Current | 8µA - enables ultra-low-power retention in portable devices during sleep. |
| Buck1 Output Current | 1.6A - supplies high-current core rail for ARM Cortex-A processors. |
| Buck-Boost Output | 1.2A at 1.8V–5.0V - delivers flexible I/O voltage independent of input level. |
| LDO2–LDO4 Current | 250mA each - supports noise-sensitive analog subsystems (ADC, RF, sensors). |
| I²C Interface | 400kHz Fast Mode - allows real-time DVS and status polling without CPU overhead. |
| Operating Temp | –40°C to 125°C - qualified for industrial and automotive under-hood applications. |
| Package | 40-pin 6mm × 6mm QFN with exposed pad - ensures thermal reliability at >1.5W dissipation. |
Pinout & Package
Package: 40-pin (6mm × 6mm × 0.75mm) plastic QFN with exposed GND pad (Pin 41), θJA = 33°C/W. Requires soldering exposed pad to PCB for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN_LDO2 (1) | Input for LDO2 | Separate input domain allows LDO2 to be powered from clean intermediate rail. |
| LDO2 (2) | LDO2 output | 250mA, I²C-programmable (0.36V–0.765V FB range), soft-start enabled. |
| LDO3 (3) | LDO3 output | 250mA fixed 1.8V (LTC3589) or 2.8V (LTC3589-1/2); bypassed with ≥1µF ceramic. |
| LDO4 (4) | LDO4 output | 250mA, I²C-selectable voltage (e.g., 1.8V/2.5V/2.8V/3.3V per variant). |
| VIN_LDO34 (5) | Input for LDO3/LDO4 | Dual-input pin simplifies layout when LDO3/LDO4 share same source. |
| PVIN1–PVIN4 (6,16,22,30) | Buck input pins | Independent PVINs allow optimized input filtering and loss reduction per converter. |
| SW1–SW3 (7,21,19) | Buck switch nodes | Connect to external inductors; require low-ESR ceramic output caps (22µF typical). |
| SW4AB/SW4CD (28,39) | Buck-boost switches | Four-switch topology enables seamless buck/boost transition across VOUT range. |
| BB_OUT (29) | Buck-boost output | Delivers regulated 1.8V–5.0V; feedback via BB_FB pin (0.8V reference). |
| LDO1_STBY (10) | Always-on LDO output | 25mA, 0.8V FB, 200mV dropout @25mA - maintains RTC/microcontroller wake logic. |
| EN1–EN4 (12,24,26,27) | Buck/LDO enable inputs | Support hardware sequencing; threshold 0.8V/0.45V hysteresis for noise immunity. |
| VSTB (14) | Standby toggle | Simultaneously shifts up to four rails between run/standby voltages on command. |
| PWR_ON (31) | Power-on trigger | Active-low input initiates full power-up sequence; 2ms response time (LTC3589). |
| WAKE (18) | Wake-up output | Open-drain signal indicates system wake event; drives external interrupt controllers. |
| PGOOD (13) | Power-good indicator | Active-high open-drain flag confirms all enabled rails within ±6% regulation. |
| RSTO (8) | Reset output | Asserts reset pulse on undervoltage (VIN < 2.55V) or thermal shutdown. |
| IRQ (38) | Interrupt request | Reports faults (overcurrent, overtemp, UVLO) via I²C register and pin assertion. |
| SCL/SDA (15,25) | I²C interface | 400kHz Fast Mode; pull-ups required; DVDD = 1.6V–5.5V supply for logic. |
| ON (9) | Pushbutton input | Debounced ON pin accepts mechanical button press for power-on/off/reset. |
| PBSTAT (17) | Pushbutton status | Indicates ON pin state with 50ms minimum pulse width; blanked during WAKE transitions. |
| GND (41) | Exposed thermal pad | Mandatory PCB connection for thermal dissipation and low-impedance ground return. |
Key Features
| Feature | Design Value |
|---|---|
| Triple I²C-adjustable buck regulators | Enables precise core/memory/SoC rail tuning (0.36V–0.765V FB) and dynamic voltage scaling. |
| Programmable buck-boost I/O rail | Delivers stable 1.8V–5.0V from variable input (2.7V–5.5V), eliminating need for discrete boost converters. |
| Hardware + I²C sequencing | Supports both pin-strapped startup order and runtime reconfiguration via I²C commands. |
| VSTB simultaneous rail toggle | Reduces standby power by synchronously shifting up to four rails to lower voltages without software intervention. |
| Always-on 25mA LDO1_STBY | Maintains real-time clock, wake logic, and microcontroller retention during deep sleep. |
| 8µA VIN standby current | Minimizes battery drain in portable devices during extended idle periods. |
Applications
| Handheld Instruments | Automotive Infotainment |
|---|---|
Use Scenario: Portable oscilloscopes and multimeters requiring multiple isolated, low-noise power rails for ADCs, FPGAs, and displays. IC Role / Device Role / Timing Role: Central power manager delivering sequenced 1.2V core, 3.3V I/O, 2.8V sensor bias, and 1.8V analog rails. Use Value: Eliminates discrete regulator count by 7+ components; reduces board area by >40% vs. discrete solution. | Use Scenario: In-vehicle head units with i.MX6 or Tegra processors needing robust, thermally efficient power delivery. IC Role / Device Role / Timing Role: Primary PMIC supplying CPU core, GPU, DDR memory, display backlight, and audio codecs. Use Value: –40°C to 125°C rating ensures reliable operation in dashboard environments; VSTB enables fast low-power modes. |
| Portable Industrial Devices | Medical Diagnostic Equipment |
Use Scenario: Ruggedized barcode scanners and field data loggers powered by Li-ion batteries with tight space constraints. IC Role / Device Role / Timing Role: Single-chip power solution generating 1.6A core, 1A memory, 1.2A I/O, and three 250mA analog rails. Use Value: 8µA standby current extends battery life to >6 months in sleep mode; buck-boost maintains 3.3V I/O down to 2.8V battery. | Use Scenario: Portable ultrasound and ECG monitors requiring ultra-low-noise, tightly regulated analog supplies. IC Role / Device Role / Timing Role: Supplies 250mA LDO2/LDO3/LDO4 for analog front-end, ADC reference, and sensor bias with <0.01% load regulation. Use Value: Integrated LDOs achieve <10µV RMS noise - critical for 16-bit+ medical ADC accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65910A3RSLR | TI device with 6 buck + 8 LDOs; no buck-boost; I²C only (no pin-strap sequencing); 1.8V–5.5V input. | Targets OMAP4/AM335x; lacks VSTB rail-toggling and always-on LDO; lower max buck current (1.5A). | Choose for TI processor ecosystems where buck-boost is unnecessary and higher LDO count is preferred. |
| MAX20029ATPA/VY+ | Maxim device with 4 buck + 3 LDOs; includes integrated watchdog; 2.7V–5.5V input; AEC-Q100 Grade 2 rated. | Designed for automotive ADAS; adds safety features (fault logging, windowed watchdog); no VSTB or always-on LDO1. | Choose for ASIL-B systems requiring built-in diagnostics and automotive qualification beyond temperature grade. |
Compared with TPS65910A3RSLR and MAX20029ATPA/VY+, the LTC3589IUJ#PBF uniquely combines buck-boost flexibility, VSTB-controlled rail toggling, and a dedicated always-on LDO - making it optimal for ARM-based portable systems requiring adaptive power states and battery voltage resilience.
Availability
LTC3589IUJ#PBF is available at Aetrix Electronics and suitable for handheld instruments, automotive infotainment, and portable industrial devices requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC3589IUJ#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and continues its legacy of high-performance analog, mixed-signal, and power management ICs for demanding applications.
The LTC3589IUJ#PBF belongs to Linear's Power Management IC product line, engineered specifically for complex, multi-rail embedded systems based on ARM, i.MX, PXA, and OMAP processors - emphasizing integration, sequencing control, and low-quiescent-power operation.
FAQ
What is the operating temperature range of the LTC3589IUJ#PBF?
The LTC3589IUJ#PBF is specified for operation from –40°C to +125°C junction temperature, with guaranteed performance across this full industrial range. Its 40-pin QFN package includes an exposed thermal pad (Pin 41) that must be soldered to the PCB to maintain thermal integrity under load. This rating makes the LTC3589IUJ#PBF suitable for automotive infotainment and ruggedized portable equipment.
Does the LTC3589IUJ#PBF support dynamic voltage scaling (DVS)?
Yes, the LTC3589IUJ#PBF supports full dynamic voltage scaling via its I²C interface. All three buck regulators and the three LDOs (LDO2–LDO4) have digitally programmable output voltages with 12.5mV LSB resolution. The LTC3589IUJ#PBF also provides slew rate control to manage transient response during DVS transitions, preventing system instability during processor frequency changes.
How does the VSTB pin function on the LTC3589IUJ#PBF?
The VSTB pin on the LTC3589IUJ#PBF is a dedicated control input that simultaneously toggles up to four preconfigured rails (e.g., Buck1, Buck2, LDO2, LDO3) between their active "run" voltage and a lower "standby" voltage. This hardware-assisted feature enables rapid entry into low-power states without I²C communication, reducing latency and firmware complexity in battery-powered systems using the LTC3589IUJ#PBF.
What is the purpose of the LDO1_STBY rail in the LTC3589IUJ#PBF?
The LDO1_STBY rail in the LTC3589IUJ#PBF is an always-on 25mA regulator with 0.8V feedback reference and 200mV dropout at 25mA. It remains active even when all other regulators are disabled, powering critical functions such as real-time clocks, wake-up comparators, and microcontroller retention memory. Its 8µA total system standby current depends on LDO1_STBY remaining enabled - a key enabler for ultra-low-power portable designs using the LTC3589IUJ#PBF.
Can the LTC3589IUJ#PBF be used with i.MX53 processors?
Yes, the LTC3589IUJ#PBF is explicitly designed to support Freescale i.MX53 and i.MX51 processors, providing all eight required rails (core, memory, SoC, I/O, and analog) at appropriate current levels and sequencing. Its I²C programmability allows fine-tuning of each rail's voltage and timing to match i.MX53 power requirements, and its VSTB pin enables synchronized low-power transitions aligned with the processor's PSCI-compliant power states.
LTC3589IUJ#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- Handheld/Mobile Devices, OMAP™
- Current - Supply:
- 8µA
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
LTC3589IUJ#PBF FAQ
1.How can I place an order for LTC3589IUJ#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC3589IUJ#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC3589IUJ#PBF reliable?
The price and inventory of LTC3589IUJ#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC3589IUJ#PBF is usually 5 days.
3.What payment methods are accepted for LTC3589IUJ#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC3589IUJ#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC3589IUJ#PBF?
LTC3589IUJ#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC3589IUJ#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC3589IUJ#PBF?
For technical support, including LTC3589IUJ#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC3589IUJ#PBF requirements.
6.How does Aetrix verify that LTC3589IUJ#PBF is sourced from the original manufacturer or authorized distributors?
All LTC3589IUJ#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC3589IUJ#PBF meets industry standards.
7.What is the process for return or replacement of LTC3589IUJ#PBF?
All LTC3589IUJ#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC3589IUJ#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC3589IUJ#PBF part is unused and in its original packaging.
Return procedure for LTC3589IUJ#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC3589IUJ#PBF Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
