Analog Devices Inc. LTC4380HDD-3#PBF
- Part No.:
- LTC4380HDD-3#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Surge Suppression Ics
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC4380HDD-3#PBF.pdf
- Description:
- IC LOW CUR SURGE STOPPER 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,635
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC4380HDD-3#PBF from Analog Devices is a low-quiescent-current (11 µA typ) surge stopper IC that controls an external N-channel MOSFET to protect downstream loads from automotive load dump, reverse input (-60 V), overvoltage (up to 72 V input), and overcurrent events. It features adjustable gate clamp voltage, MOSFET stress-accelerated fault timing, and latchoff behavior for robust industrial and automotive power rail protection.
For engineers reviewing the LTC4380HDD-3#PBF datasheet, LTC4380HDD-3#PBF pinout, LTC4380HDD-3#PBF application, or LTC4380HDD-3#PBF equivalent, key selection considerations include its –40°C to 125°C H-grade temperature range, 10-pin 3 mm × 3 mm DFN package, adjustable gate clamp architecture (no internal 31.5 V/50 V clamp), latchoff fault response, and 4 V to 72 V operating input range with 6 µA shutdown current.
Technical Context
The LTC4380HDD-3#PBF implements a multiplier-based fault timer where TMR pin current scales with both MOSFET VDS (sensed at DRN) and ID (via ΔVSNS), enabling dynamic SOA protection. Its GATE driver regulates to VOUT + 11.5 V and lacks internal gate-to-GND clamps-gate voltage is limited only by VCC + 13.5 V compliance and external Zener clamping at VCC.
It uses an accurate ON pin comparator (1.05 V threshold, 45 mV hysteresis) for undervoltage detection and shutdown control, reducing quiescent current to 6 µA. The device latches off upon fault (TMR = 1.215 V) and requires ON pin pulse (<100 µs low) or power cycle for reset-no auto-retry behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Input Voltage | 4 V to 72 V - supports 12 V, 24 V, and 28 V automotive systems with headroom for transients up to 72 V. |
| Quiescent Current | 11 µA typical - enables always-on battery-powered applications without excessive drain. |
| Fault Response | Latchoff - output remains disabled after overvoltage/overcurrent until ON pin is pulsed low or power cycled. |
| Gate Clamp Architecture | Externally adjustable - no internal 31.5 V/50 V clamp; gate voltage limited only by VCC + 13.5 V and external Zener at VCC. |
| Current Limit Threshold | 50 mV (rising), 62 mV (severe short, OUT < 1.5 V) - sets precise, temperature-stable current limit via sense resistor. |
| Temperature Range | –40°C to +125°C - qualified for under-hood automotive and harsh industrial environments. |
| Package | 10-lead 3 mm × 3 mm DFN (DD) with exposed pad - thermally enhanced for high-power dissipation in compact layouts. |
Pinout & Package
Package: 10-lead (3 mm × 3 mm) plastic DFN with exposed thermal pad (Pin 11 = GND, optional PCB connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Device ground reference | Primary return path for all internal circuits; exposed pad must be connected to system GND for thermal and electrical integrity. |
| VCC | Positive supply input | Accepts 4 V–72 V input; withstands –60 V reverse; requires external Zener clamp for gate voltage control in LTC4380-3 variants. |
| OUT | Output voltage sense | Monitors regulated output node; bypassed with ≥22 µF capacitor; internal clamp limits GATE–OUT to 17 V. |
| SNS | Current sense input | Connects to high-side of sense resistor; senses ΔVSNS = 50 mV/62 mV to enforce current limit; ±5 V absolute max differential. |
| DRN | MOSFET drain-source sense | Tracks VDS via external RDRN; generates TMR current proportional to MOSFET power dissipation for SOA protection. |
| GATE | N-MOSFET gate drive | Drives external N-channel MOSFET gate; regulated to VOUT + 11.5 V; clamped to VCC + 13.5 V; requires 47 nF/33 Ω RC compensation. |
| ON | Turn-on/shutdown control | 1.05 V threshold comparator; pulls low to enter 6 µA shutdown; also serves as UVLO and manual reset input. |
| SEL | Gate clamp select | Connected to GND for LTC4380-3 operation; unused in adjustable versions-no internal clamp activation. |
| TMR | Fault timer integration node | Capacitor-connected node; charges to 1.215 V to trigger latchoff; no auto-retry-requires ON pulse or power cycle to reset. |
| FLT | Fault status output | Open-drain output pulled low during fault; sinks up to 3 mA; returns high only after reset (ON pulse or power cycle). |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable gate clamp architecture | Enables precise output clamping from 18 V to 86 V via external Zener on VCC-no fixed 31.5 V/50 V limitation. |
| MOSFET stress-accelerated timing | TMR current scales with VDS × ID, shortening fault timeout under high-power stress to keep MOSFET within SOA. |
| Latchoff fault response | Prevents uncontrolled cycling during sustained faults-ensures system stability until deliberate operator or controller intervention. |
| Reverse input protection to –60 V | Allows direct connection to battery terminals without external diode or protection circuitry-reduces BOM count and forward drop. |
| Ultra-low 6 µA shutdown current | Extends battery life in always-on telematics, ADAS sensors, and infotainment modules requiring persistent monitoring. |
Applications
| Automotive Load Dump Protection | Industrial Power Rail Protection |
|---|---|
Use Scenario: Protecting ECUs, infotainment units, and ADAS cameras from ISO 16750-2 load dump transients up to 60 V/100 ms. IC Role / Device Role / Timing Role: Surge stopper controlling external N-MOSFET to clamp output at safe level (e.g., 27 V) while limiting MOSFET SOA stress. Use Value: Eliminates need for TVS diodes rated >10 kW; reduces board space and thermal design burden vs. passive clamping. |
Use Scenario: Securing programmable logic controllers (PLCs), motor drives, and factory automation I/O modules against 48 V DC bus surges and reverse polarity. IC Role / Device Role / Timing Role: High-side switch supervisor enforcing current limit and latchoff during sustained overloads or wiring faults. Use Value: Prevents cascading failure in distributed control systems; enables deterministic fault handling without software intervention. |
| Hot-Swap Power Sequencing | Battery-Powered Always-On Systems |
Use Scenario: Enabling live insertion of field-replaceable modules in telecom base stations and data center power shelves. IC Role / Device Role / Timing Role: Inrush current limiter and transient blocker using controlled MOSFET turn-on and adjustable fault timing. Use Value: Avoids bus voltage sag and false triggering of upstream protection; supports IEEE 1602.1-compliant hot-swap sequencing. |
Use Scenario: Power management for GPS trackers, asset monitors, and smart meters operating from 12 V lead-acid or LiFePO₄ batteries. IC Role / Device Role / Timing Role: Low-IQ (11 µA) surge protector with 6 µA shutdown mode and reverse-input tolerance. Use Value: Extends battery service life beyond 5 years in maintenance-free deployments; eliminates Schottky diode losses in reverse-polarity paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar surge protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC4380HDD-1#PBF | Fixed internal 31.5 V/50 V gate clamp; same latchoff behavior and H-grade temp range. | Preconfigured for 12 V (27 V clamp) or 24 V/28 V (45 V clamp) systems-no external Zener needed. | Select when output clamping voltage is fixed and known; avoids VCC Zener design complexity. |
| LTC4380HDD-4#PBF | Same adjustable gate clamp architecture but with auto-retry (cool-down) fault behavior instead of latchoff. | Suitable for non-critical loads where automatic recovery after transient faults is preferred over manual reset. | Select when system must self-recover after brief overloads-e.g., sensor nodes in remote locations without service access. |
Compared with LTC4380HDD-1#PBF, the LTC4380HDD-3#PBF trades fixed clamping simplicity for full external adjustability and deterministic latchoff, while LTC4380HDD-4#PBF replaces latchoff with auto-retry-making LTC4380HDD-3#PBF optimal for safety-critical or manually managed systems requiring guaranteed fault isolation.
Availability
LTC4380HDD-3#PBF is available at Aetrix Electronics and suitable for automotive load dump protection, industrial power rail hardening, and battery-powered always-on systems requiring stable component supply across extended temperature and long lifecycle requirements.
Supply support for LTC4380HDD-3#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and automotive markets.
The LTC4380 family is designed specifically for ruggedized power path protection in automotive and industrial environments-delivering ultra-low quiescent current, MOSFET SOA-aware fault timing, and flexible clamping architectures.
FAQ
What is the gate clamp architecture of the LTC4380HDD-3#PBF?
The LTC4380HDD-3#PBF has no internal gate-to-GND clamp. Its GATE pin is regulated to VOUT + 11.5 V and limited only by VCC + 13.5 V compliance. Output clamping is achieved by externally clamping the VCC pin with a Zener diode-enabling precise, adjustable clamp voltages from 18 V to 86 V. This architecture is confirmed in the LTC4380 datasheet Rev. C, Pin Functions and Operation sections.
Does the LTC4380HDD-3#PBF support auto-retry after a fault?
No. The LTC4380HDD-3#PBF implements latchoff behavior: once the TMR pin reaches 1.215 V during overvoltage or overcurrent, the MOSFET turns off and remains off until the ON pin is pulsed low for ≥100 µs or power is cycled. This differs from LTC4380-2/-4 variants, which feature auto-retry with cool-down timing. The latchoff behavior is explicitly defined in Table 1 and the OPERATION section of the LTC4380 datasheet Rev. C.
What is the maximum input voltage rating for the LTC4380HDD-3#PBF?
The LTC4380HDD-3#PBF supports an operating input voltage range of 4 V to 72 V on the VCC pin. Absolute maximum rating is 80 V, but sustained operation above 72 V requires external clamping (e.g., Zener diode) to prevent exceeding the GATE pin's VCC + 13.5 V limit. This 72 V upper bound is specified in the ELECTRICAL CHARACTERISTICS table (Note 6) and ORDER INFORMATION tables of the LTC4380 datasheet Rev. C.
How does the fault timer in the LTC4380HDD-3#PBF respond to MOSFET stress?
The LTC4380HDD-3#PBF fault timer uses an internal multiplier that generates TMR pin current proportional to both MOSFET VDS (sensed at DRN) and ID (via ΔVSNS). Higher power dissipation accelerates TMR charging-shortening fault timeout to keep the MOSFET within its safe operating area. This dynamic timing is detailed in the PIN FUNCTIONS (DRN, TMR) and OPERATION sections of the LTC4380 datasheet Rev. C.
What package and thermal characteristics does the LTC4380HDD-3#PBF have?
The LTC4380HDD-3#PBF uses a 10-lead 3 mm × 3 mm plastic DFN (DD) package with exposed thermal pad (Pin 11 = GND). Its maximum junction temperature is 135°C, and thermal resistance θJA is 43°C/W. The exposed pad is optional for PCB connection but strongly recommended for thermal performance in high-current applications. These specifications are documented in the ABSOLUTE MAXIMUM RATINGS and PIN CONFIGURATION sections of the LTC4380 datasheet Rev. C.
LTC4380HDD-3#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 10-WFDFN Exposed Pad
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Voltage - Clamping:
- Adjustable
- Technology:
- External Switch
- Number of Circuits:
- 1
- Applications:
- -
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LTC4380HDD-3#PBF FAQ
1.How can I place an order for LTC4380HDD-3#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC4380HDD-3#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC4380HDD-3#PBF reliable?
The price and inventory of LTC4380HDD-3#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC4380HDD-3#PBF is usually 5 days.
3.What payment methods are accepted for LTC4380HDD-3#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC4380HDD-3#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC4380HDD-3#PBF?
LTC4380HDD-3#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC4380HDD-3#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC4380HDD-3#PBF?
For technical support, including LTC4380HDD-3#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC4380HDD-3#PBF requirements.
6.How does Aetrix verify that LTC4380HDD-3#PBF is sourced from the original manufacturer or authorized distributors?
All LTC4380HDD-3#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC4380HDD-3#PBF meets industry standards.
7.What is the process for return or replacement of LTC4380HDD-3#PBF?
All LTC4380HDD-3#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC4380HDD-3#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC4380HDD-3#PBF part is unused and in its original packaging.
Return procedure for LTC4380HDD-3#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC4380HDD-3#PBF Tags

-
TVS3300DRVR
Texas Instruments

-
TCPP01-M12
STMicroelectronics

-
TPD4S214YFFR
Texas Instruments
-
TPD6S300ARUKR
Texas Instruments

-
TBU-CA085-300-WH
Bourns Inc.

-
TBU-CA065-500-WH
Bourns Inc.

-
TBU-CA040-100-WH
Bourns Inc.

-
TBU-CA085-500-WH
Bourns Inc.

-
TBU-CA085-200-WH
Bourns Inc.

-
NX20P0408UKZ
NXP Semiconductors

-
TBU-CA085-100-WH
Bourns Inc.

-
TBU-CA050-300-WH
Bourns Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
